threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
46 lines
1.7 KiB
C
46 lines
1.7 KiB
C
/******************************************************************************
|
|
* Copyright(c) 2008 - 2012 Realtek Corporation. All rights reserved.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* The full GNU General Public License is included in this distribution in the
|
|
* file called LICENSE.
|
|
*
|
|
* Contact Information:
|
|
* wlanfae <wlanfae@realtek.com>
|
|
*
|
|
* Larry Finger <Larry.Finger@lwfinger.net>
|
|
*
|
|
******************************************************************************/
|
|
#ifndef __INC_HAL8192SE_FW_IMG_H
|
|
#define __INC_HAL8192SE_FW_IMG_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
/*Created on 2010/ 4/12, 5:56*/
|
|
|
|
#define PHY_REG_2T2RARRAYLENGTH 372
|
|
extern u32 rtl8192sephy_reg_2t2rarray[PHY_REG_2T2RARRAYLENGTH];
|
|
#define PHY_CHANGETO_1T1RARRAYLENGTH 48
|
|
extern u32 rtl8192sephy_changeto_1t1rarray[PHY_CHANGETO_1T1RARRAYLENGTH];
|
|
#define PHY_CHANGETO_1T2RARRAYLENGTH 45
|
|
extern u32 rtl8192sephy_changeto_1t2rarray[PHY_CHANGETO_1T2RARRAYLENGTH];
|
|
#define PHY_REG_ARRAY_PGLENGTH 84
|
|
extern u32 rtl8192sephy_reg_array_pg[PHY_REG_ARRAY_PGLENGTH];
|
|
#define RADIOA_1T_ARRAYLENGTH 202
|
|
extern u32 rtl8192seradioa_1t_array[RADIOA_1T_ARRAYLENGTH];
|
|
#define RADIOB_ARRAYLENGTH 22
|
|
extern u32 rtl8192seradiob_array[RADIOB_ARRAYLENGTH];
|
|
#define RADIOB_GM_ARRAYLENGTH 10
|
|
extern u32 rtl8192seradiob_gm_array[RADIOB_GM_ARRAYLENGTH];
|
|
#define MAC_2T_ARRAYLENGTH 106
|
|
extern u32 rtl8192semac_2t_array[MAC_2T_ARRAYLENGTH];
|
|
#define AGCTAB_ARRAYLENGTH 320
|
|
extern u32 rtl8192seagctab_array[AGCTAB_ARRAYLENGTH];
|
|
|
|
#endif
|
|
|