threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
42 lines
1.2 KiB
C
42 lines
1.2 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2001-2003, 2006 Silicon Graphics, Inc. All rights reserved.
|
|
*
|
|
*/
|
|
#include <linux/module.h>
|
|
#include <asm/pgalloc.h>
|
|
#include <asm/sn/arch.h>
|
|
|
|
/**
|
|
* sn_flush_all_caches - flush a range of address from all caches (incl. L4)
|
|
* @flush_addr: identity mapped region 7 address to start flushing
|
|
* @bytes: number of bytes to flush
|
|
*
|
|
* Flush a range of addresses from all caches including L4.
|
|
* All addresses fully or partially contained within
|
|
* @flush_addr to @flush_addr + @bytes are flushed
|
|
* from all caches.
|
|
*/
|
|
void
|
|
sn_flush_all_caches(long flush_addr, long bytes)
|
|
{
|
|
unsigned long addr = flush_addr;
|
|
|
|
/* SHub1 requires a cached address */
|
|
if (is_shub1() && (addr & RGN_BITS) == RGN_BASE(RGN_UNCACHED))
|
|
addr = (addr - RGN_BASE(RGN_UNCACHED)) + RGN_BASE(RGN_KERNEL);
|
|
|
|
flush_icache_range(addr, addr + bytes);
|
|
/*
|
|
* The last call may have returned before the caches
|
|
* were actually flushed, so we call it again to make
|
|
* sure.
|
|
*/
|
|
flush_icache_range(addr, addr + bytes);
|
|
mb();
|
|
}
|
|
EXPORT_SYMBOL(sn_flush_all_caches);
|