threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
33 lines
1.1 KiB
C
33 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef __MACH_TEGRA_IRAMMAP_H
|
|
#define __MACH_TEGRA_IRAMMAP_H
|
|
|
|
#include <asm/sizes.h>
|
|
|
|
/* The first 1K of IRAM is permanently reserved for the CPU reset handler */
|
|
#define TEGRA_IRAM_RESET_HANDLER_OFFSET 0
|
|
#define TEGRA_IRAM_RESET_HANDLER_SIZE SZ_1K
|
|
|
|
/*
|
|
* This area is used for LPx resume vector, only while LPx power state is
|
|
* active. At other times, the AVP may use this area for arbitrary purposes
|
|
*/
|
|
#define TEGRA_IRAM_LPx_RESUME_AREA (TEGRA_IRAM_BASE + SZ_4K)
|
|
|
|
#endif
|