threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
32 lines
938 B
Plaintext
32 lines
938 B
Plaintext
* Cirrus Logic CLPS711X Universal Asynchronous Receiver/Transmitter (UART)
|
|
|
|
Required properties:
|
|
- compatible: Should be "cirrus,ep7209-uart".
|
|
- reg: Address and length of the register set for the device.
|
|
- interrupts: Should contain UART TX and RX interrupt.
|
|
- clocks: Should contain UART core clock number.
|
|
- syscon: Phandle to SYSCON node, which contain UART control bits.
|
|
|
|
Optional properties:
|
|
- {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD
|
|
line respectively.
|
|
|
|
Note: Each UART port should have an alias correctly numbered
|
|
in "aliases" node.
|
|
|
|
Example:
|
|
aliases {
|
|
serial0 = &uart1;
|
|
};
|
|
|
|
uart1: uart@80000480 {
|
|
compatible = "cirrus,ep7312-uart","cirrus,ep7209-uart";
|
|
reg = <0x80000480 0x80>;
|
|
interrupts = <12 13>;
|
|
clocks = <&clks 11>;
|
|
syscon = <&syscon1>;
|
|
cts-gpios = <&sysgpio 0 GPIO_ACTIVE_LOW>;
|
|
dsr-gpios = <&sysgpio 1 GPIO_ACTIVE_LOW>;
|
|
dcd-gpios = <&sysgpio 2 GPIO_ACTIVE_LOW>;
|
|
};
|