threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
37 lines
1.5 KiB
Plaintext
37 lines
1.5 KiB
Plaintext
* Freescale i.MX6 UltraLite IOMUX Controller
|
|
|
|
Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
|
|
and usage.
|
|
|
|
Required properties:
|
|
- compatible: "fsl,imx6ul-iomuxc"
|
|
- fsl,pins: each entry consists of 6 integers and represents the mux and config
|
|
setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
|
|
input_val> are specified using a PIN_FUNC_ID macro, which can be found in
|
|
imx6ul-pinfunc.h under device tree source folder. The last integer CONFIG is
|
|
the pad setting value like pull-up on this pin. Please refer to i.MX6 UltraLite
|
|
Reference Manual for detailed CONFIG settings.
|
|
|
|
CONFIG bits definition:
|
|
PAD_CTL_HYS (1 << 16)
|
|
PAD_CTL_PUS_100K_DOWN (0 << 14)
|
|
PAD_CTL_PUS_47K_UP (1 << 14)
|
|
PAD_CTL_PUS_100K_UP (2 << 14)
|
|
PAD_CTL_PUS_22K_UP (3 << 14)
|
|
PAD_CTL_PUE (1 << 13)
|
|
PAD_CTL_PKE (1 << 12)
|
|
PAD_CTL_ODE (1 << 11)
|
|
PAD_CTL_SPEED_LOW (0 << 6)
|
|
PAD_CTL_SPEED_MED (1 << 6)
|
|
PAD_CTL_SPEED_HIGH (3 << 6)
|
|
PAD_CTL_DSE_DISABLE (0 << 3)
|
|
PAD_CTL_DSE_260ohm (1 << 3)
|
|
PAD_CTL_DSE_130ohm (2 << 3)
|
|
PAD_CTL_DSE_87ohm (3 << 3)
|
|
PAD_CTL_DSE_65ohm (4 << 3)
|
|
PAD_CTL_DSE_52ohm (5 << 3)
|
|
PAD_CTL_DSE_43ohm (6 << 3)
|
|
PAD_CTL_DSE_37ohm (7 << 3)
|
|
PAD_CTL_SRE_FAST (1 << 0)
|
|
PAD_CTL_SRE_SLOW (0 << 0)
|