threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
64 lines
2.4 KiB
Plaintext
64 lines
2.4 KiB
Plaintext
PHY nodes
|
|
|
|
Required properties:
|
|
|
|
- interrupts : interrupt specifier for the sole interrupt.
|
|
- interrupt-parent : the phandle for the interrupt controller that
|
|
services interrupts for this device.
|
|
- reg : The ID number for the phy, usually a small integer
|
|
|
|
Optional Properties:
|
|
|
|
- compatible: Compatible list, may contain
|
|
"ethernet-phy-ieee802.3-c22" or "ethernet-phy-ieee802.3-c45" for
|
|
PHYs that implement IEEE802.3 clause 22 or IEEE802.3 clause 45
|
|
specifications. If neither of these are specified, the default is to
|
|
assume clause 22.
|
|
|
|
If the PHY reports an incorrect ID (or none at all) then the
|
|
"compatible" list may contain an entry with the correct PHY ID in the
|
|
form: "ethernet-phy-idAAAA.BBBB" where
|
|
AAAA - The value of the 16 bit Phy Identifier 1 register as
|
|
4 hex digits. This is the chip vendor OUI bits 3:18
|
|
BBBB - The value of the 16 bit Phy Identifier 2 register as
|
|
4 hex digits. This is the chip vendor OUI bits 19:24,
|
|
followed by 10 bits of a vendor specific ID.
|
|
|
|
The compatible list should not contain other values than those
|
|
listed here.
|
|
|
|
- max-speed: Maximum PHY supported speed (10, 100, 1000...)
|
|
|
|
- broken-turn-around: If set, indicates the PHY device does not correctly
|
|
release the turn around line low at the end of a MDIO transaction.
|
|
|
|
- enet-phy-lane-swap: If set, indicates the PHY will swap the TX/RX lanes to
|
|
compensate for the board being designed with the lanes swapped.
|
|
|
|
- enet-phy-lane-no-swap: If set, indicates that PHY will disable swap of the
|
|
TX/RX lanes. This property allows the PHY to work correcly after e.g. wrong
|
|
bootstrap configuration caused by issues in PCB layout design.
|
|
|
|
- eee-broken-100tx:
|
|
- eee-broken-1000t:
|
|
- eee-broken-10gt:
|
|
- eee-broken-1000kx:
|
|
- eee-broken-10gkx4:
|
|
- eee-broken-10gkr:
|
|
Mark the corresponding energy efficient ethernet mode as broken and
|
|
request the ethernet to stop advertising it.
|
|
|
|
- phy-is-integrated: If set, indicates that the PHY is integrated into the same
|
|
physical package as the Ethernet MAC. If needed, muxers should be configured
|
|
to ensure the integrated PHY is used. The absence of this property indicates
|
|
the muxers should be configured so that the external PHY is used.
|
|
|
|
Example:
|
|
|
|
ethernet-phy@0 {
|
|
compatible = "ethernet-phy-id0141.0e90", "ethernet-phy-ieee802.3-c22";
|
|
interrupt-parent = <&PIC>;
|
|
interrupts = <35 IRQ_TYPE_EDGE_RISING>;
|
|
reg = <0>;
|
|
};
|