threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
48 lines
1.7 KiB
Plaintext
48 lines
1.7 KiB
Plaintext
Micrel PHY properties.
|
|
|
|
These properties cover the base properties Micrel PHYs.
|
|
|
|
Optional properties:
|
|
|
|
- micrel,led-mode : LED mode value to set for PHYs with configurable LEDs.
|
|
|
|
Configure the LED mode with single value. The list of PHYs and the
|
|
bits that are currently supported:
|
|
|
|
KSZ8001: register 0x1e, bits 15..14
|
|
KSZ8041: register 0x1e, bits 15..14
|
|
KSZ8021: register 0x1f, bits 5..4
|
|
KSZ8031: register 0x1f, bits 5..4
|
|
KSZ8051: register 0x1f, bits 5..4
|
|
KSZ8081: register 0x1f, bits 5..4
|
|
KSZ8091: register 0x1f, bits 5..4
|
|
|
|
See the respective PHY datasheet for the mode values.
|
|
|
|
- micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
|
|
bit selects 25 MHz mode
|
|
|
|
Setting the RMII Reference Clock Select bit enables 25 MHz rather
|
|
than 50 MHz clock mode.
|
|
|
|
Note that this option in only needed for certain PHY revisions with a
|
|
non-standard, inverted function of this configuration bit.
|
|
Specifically, a clock reference ("rmii-ref" below) is always needed to
|
|
actually select a mode.
|
|
|
|
- clocks, clock-names: contains clocks according to the common clock bindings.
|
|
|
|
supported clocks:
|
|
- KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
|
|
input clock. Used to determine the XI input clock.
|
|
|
|
- micrel,fiber-mode: If present the PHY is configured to operate in fiber mode
|
|
|
|
Some PHYs, such as the KSZ8041FTL variant, support fiber mode, enabled
|
|
by the FXEN boot strapping pin. It can't be determined from the PHY
|
|
registers whether the PHY is in fiber mode, so this boolean device tree
|
|
property can be used to describe it.
|
|
|
|
In fiber mode, auto-negotiation is disabled and the PHY can only work in
|
|
100base-fx (full and half duplex) modes.
|