threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
28 lines
791 B
Plaintext
28 lines
791 B
Plaintext
* Central Interrupt Unit v3
|
|
|
|
Properties:
|
|
- compatible: "cavium,octeon-7890-ciu3"
|
|
|
|
Compatibility with 78XX and 73XX SOCs.
|
|
|
|
- interrupt-controller: This is an interrupt controller.
|
|
|
|
- reg: The base address of the CIU's register bank.
|
|
|
|
- #interrupt-cells: Must be <2>. The first cell is source number.
|
|
The second cell indicates the triggering semantics, and may have a
|
|
value of either 4 for level semantics, or 1 for edge semantics.
|
|
|
|
Example:
|
|
interrupt-controller@1010000000000 {
|
|
compatible = "cavium,octeon-7890-ciu3";
|
|
interrupt-controller;
|
|
/* Interrupts are specified by two parts:
|
|
* 1) Source number (20 significant bits)
|
|
* 2) Trigger type: (4 == level, 1 == edge)
|
|
*/
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x10100 0x00000000 0x0 0xb0000000>;
|
|
};
|