threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
38 lines
1.5 KiB
Plaintext
38 lines
1.5 KiB
Plaintext
Rockchip Successive Approximation Register (SAR) A/D Converter bindings
|
|
|
|
Required properties:
|
|
- compatible: should be "rockchip,<name>-saradc" or "rockchip,rk3066-tsadc"
|
|
- "rockchip,saradc": for rk3188, rk3288
|
|
- "rockchip,rk3066-tsadc": for rk3036
|
|
- "rockchip,rk3328-saradc", "rockchip,rk3399-saradc": for rk3328
|
|
- "rockchip,rk3399-saradc": for rk3399
|
|
- "rockchip,rv1108-saradc", "rockchip,rk3399-saradc": for rv1108
|
|
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
region.
|
|
- interrupts: The interrupt number to the cpu. The interrupt specifier format
|
|
depends on the interrupt controller.
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
- clock-names: Shall be "saradc" for the converter-clock, and "apb_pclk" for
|
|
the peripheral clock.
|
|
- vref-supply: The regulator supply ADC reference voltage.
|
|
- #io-channel-cells: Should be 1, see ../iio-bindings.txt
|
|
|
|
Optional properties:
|
|
- resets: Must contain an entry for each entry in reset-names if need support
|
|
this option. See ../reset/reset.txt for details.
|
|
- reset-names: Must include the name "saradc-apb".
|
|
|
|
Example:
|
|
saradc: saradc@2006c000 {
|
|
compatible = "rockchip,saradc";
|
|
reg = <0x2006c000 0x100>;
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|
|
clock-names = "saradc", "apb_pclk";
|
|
resets = <&cru SRST_SARADC>;
|
|
reset-names = "saradc-apb";
|
|
#io-channel-cells = <1>;
|
|
vref-supply = <&vcc18>;
|
|
};
|