threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
34 lines
1.0 KiB
Plaintext
34 lines
1.0 KiB
Plaintext
Binding for Texas Instruments FAPLL clock.
|
|
|
|
Binding status: Unstable - ABI compatibility may be broken in the future
|
|
|
|
This binding uses the common clock binding[1]. It assumes a
|
|
register-mapped FAPLL with usually two selectable input clocks
|
|
(reference clock and bypass clock), and one or more child
|
|
syntesizers.
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Required properties:
|
|
- compatible : shall be "ti,dm816-fapll-clock"
|
|
- #clock-cells : from common clock binding; shall be set to 0.
|
|
- clocks : link phandles of parent clocks (clk-ref and clk-bypass)
|
|
- reg : address and length of the register set for controlling the FAPLL.
|
|
|
|
Examples:
|
|
main_fapll: main_fapll {
|
|
#clock-cells = <1>;
|
|
compatible = "ti,dm816-fapll-clock";
|
|
reg = <0x400 0x40>;
|
|
clocks = <&sys_clkin_ck &sys_clkin_ck>;
|
|
clock-indices = <1>, <2>, <3>, <4>, <5>,
|
|
<6>, <7>;
|
|
clock-output-names = "main_pll_clk1",
|
|
"main_pll_clk2",
|
|
"main_pll_clk3",
|
|
"main_pll_clk4",
|
|
"main_pll_clk5",
|
|
"main_pll_clk6",
|
|
"main_pll_clk7";
|
|
};
|