threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
294 lines
9.9 KiB
C
294 lines
9.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _LINUX_PM_QOS_H
|
|
#define _LINUX_PM_QOS_H
|
|
/* interface for the pm_qos_power infrastructure of the linux kernel.
|
|
*
|
|
* Mark Gross <mgross@linux.intel.com>
|
|
*/
|
|
#include <linux/plist.h>
|
|
#include <linux/notifier.h>
|
|
#include <linux/device.h>
|
|
#include <linux/workqueue.h>
|
|
|
|
enum {
|
|
PM_QOS_RESERVED = 0,
|
|
PM_QOS_CPU_DMA_LATENCY,
|
|
PM_QOS_NETWORK_LATENCY,
|
|
PM_QOS_NETWORK_THROUGHPUT,
|
|
PM_QOS_MEMORY_BANDWIDTH,
|
|
|
|
PM_QOS_CPU_MEMORY_BANDWIDTH,
|
|
PM_QOS_GPU_MEMORY_BANDWIDTH,
|
|
PM_QOS_MM_MEMORY_BANDWIDTH,
|
|
PM_QOS_MD_PERI_MEMORY_BANDWIDTH,
|
|
PM_QOS_OTHER_MEMORY_BANDWIDTH,
|
|
PM_QOS_MM0_BANDWIDTH_LIMITER,
|
|
PM_QOS_MM1_BANDWIDTH_LIMITER,
|
|
|
|
PM_QOS_DDR_OPP,
|
|
PM_QOS_EMI_OPP,
|
|
PM_QOS_VCORE_OPP,
|
|
PM_QOS_VCORE_DVFS_FIXED_OPP,
|
|
PM_QOS_SCP_VCORE_REQUEST,
|
|
PM_QOS_POWER_MODEL_DDR_REQUEST,
|
|
PM_QOS_POWER_MODEL_VCORE_REQUEST,
|
|
PM_QOS_VCORE_DVFS_FORCE_OPP,
|
|
|
|
PM_QOS_DISP_FREQ,
|
|
PM_QOS_MDP_FREQ,
|
|
PM_QOS_VDEC_FREQ,
|
|
PM_QOS_VENC_FREQ,
|
|
PM_QOS_IMG_FREQ,
|
|
PM_QOS_CAM_FREQ,
|
|
PM_QOS_DPE_FREQ,
|
|
PM_QOS_ISP_HRT_BANDWIDTH,
|
|
PM_QOS_APU_MEMORY_BANDWIDTH,
|
|
PM_QOS_VVPU_OPP,
|
|
|
|
/* insert new class ID */
|
|
PM_QOS_NUM_CLASSES,
|
|
};
|
|
|
|
enum pm_qos_flags_status {
|
|
PM_QOS_FLAGS_UNDEFINED = -1,
|
|
PM_QOS_FLAGS_NONE,
|
|
PM_QOS_FLAGS_SOME,
|
|
PM_QOS_FLAGS_ALL,
|
|
};
|
|
|
|
#define PM_QOS_DEFAULT_VALUE -1
|
|
|
|
#define PM_QOS_CPU_DMA_LAT_DEFAULT_VALUE (2000 * USEC_PER_SEC)
|
|
#define PM_QOS_NETWORK_LAT_DEFAULT_VALUE (2000 * USEC_PER_SEC)
|
|
#define PM_QOS_NETWORK_THROUGHPUT_DEFAULT_VALUE 0
|
|
#define PM_QOS_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_CPU_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_GPU_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_MM_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_MD_PERI_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_OTHER_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_MM_BANDWIDTH_LIMITER_DEFAULT_VALUE 0
|
|
#define PM_QOS_DDR_OPP_DEFAULT_VALUE 16
|
|
#define PM_QOS_EMI_OPP_DEFAULT_VALUE 16
|
|
#define PM_QOS_VCORE_OPP_DEFAULT_VALUE 16
|
|
#define PM_QOS_VCORE_DVFS_FIXED_OPP_DEFAULT_VALUE 16
|
|
#define PM_QOS_SCP_VCORE_REQUEST_DEFAULT_VALUE 0
|
|
#define PM_QOS_POWER_MODEL_DDR_REQUEST_DEFAULT_VALUE 0
|
|
#define PM_QOS_POWER_MODEL_VCORE_REQUEST_DEFAULT_VALUE 0
|
|
#define PM_QOS_VCORE_DVFS_FORCE_OPP_DEFAULT_VALUE 32
|
|
#define PM_QOS_MM_FREQ_DEFAULT_VALUE 0
|
|
#define PM_QOS_ISP_HRT_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_APU_MEMORY_BANDWIDTH_DEFAULT_VALUE 0
|
|
#define PM_QOS_RESUME_LATENCY_DEFAULT_VALUE 0
|
|
#define PM_QOS_LATENCY_TOLERANCE_DEFAULT_VALUE 0
|
|
#define PM_QOS_LATENCY_TOLERANCE_NO_CONSTRAINT (-1)
|
|
#define PM_QOS_LATENCY_ANY ((s32)(~(__u32)0 >> 1))
|
|
#define PM_QOS_VVPU_OPP_DEFAULT_VALUE 3
|
|
|
|
#define PM_QOS_FLAG_NO_POWER_OFF (1 << 0)
|
|
#define PM_QOS_FLAG_REMOTE_WAKEUP (1 << 1)
|
|
|
|
struct pm_qos_request {
|
|
struct list_head list_node;
|
|
struct plist_node node;
|
|
int pm_qos_class;
|
|
struct delayed_work work; /* for pm_qos_update_request_timeout */
|
|
char owner[20];
|
|
};
|
|
|
|
struct pm_qos_flags_request {
|
|
struct list_head node;
|
|
s32 flags; /* Do not change to 64 bit */
|
|
};
|
|
|
|
enum dev_pm_qos_req_type {
|
|
DEV_PM_QOS_RESUME_LATENCY = 1,
|
|
DEV_PM_QOS_LATENCY_TOLERANCE,
|
|
DEV_PM_QOS_FLAGS,
|
|
};
|
|
|
|
struct dev_pm_qos_request {
|
|
enum dev_pm_qos_req_type type;
|
|
union {
|
|
struct plist_node pnode;
|
|
struct pm_qos_flags_request flr;
|
|
} data;
|
|
struct device *dev;
|
|
};
|
|
|
|
enum pm_qos_type {
|
|
PM_QOS_UNITIALIZED,
|
|
PM_QOS_MAX, /* return the largest value */
|
|
PM_QOS_MIN, /* return the smallest value */
|
|
PM_QOS_SUM /* return the sum */
|
|
};
|
|
|
|
/*
|
|
* Note: The lockless read path depends on the CPU accessing target_value
|
|
* or effective_flags atomically. Atomic access is only guaranteed on all CPU
|
|
* types linux supports for 32 bit quantites
|
|
*/
|
|
struct pm_qos_constraints {
|
|
struct list_head req_list;
|
|
struct plist_head list;
|
|
s32 target_value; /* Do not change to 64 bit */
|
|
s32 default_value;
|
|
s32 no_constraint_value;
|
|
enum pm_qos_type type;
|
|
struct mutex qos_lock;
|
|
struct blocking_notifier_head *notifiers;
|
|
};
|
|
|
|
struct pm_qos_flags {
|
|
struct list_head list;
|
|
s32 effective_flags; /* Do not change to 64 bit */
|
|
};
|
|
|
|
struct dev_pm_qos {
|
|
struct pm_qos_constraints resume_latency;
|
|
struct pm_qos_constraints latency_tolerance;
|
|
struct pm_qos_flags flags;
|
|
struct dev_pm_qos_request *resume_latency_req;
|
|
struct dev_pm_qos_request *latency_tolerance_req;
|
|
struct dev_pm_qos_request *flags_req;
|
|
};
|
|
|
|
/* Action requested to pm_qos_update_target */
|
|
enum pm_qos_req_action {
|
|
PM_QOS_ADD_REQ, /* Add a new request */
|
|
PM_QOS_UPDATE_REQ, /* Update an existing request */
|
|
PM_QOS_REMOVE_REQ /* Remove an existing request */
|
|
};
|
|
|
|
static inline int dev_pm_qos_request_active(struct dev_pm_qos_request *req)
|
|
{
|
|
return req->dev != NULL;
|
|
}
|
|
|
|
int pm_qos_update_target(struct pm_qos_constraints *c, struct plist_node *node,
|
|
enum pm_qos_req_action action, int value);
|
|
bool pm_qos_update_flags(struct pm_qos_flags *pqf,
|
|
struct pm_qos_flags_request *req,
|
|
enum pm_qos_req_action action, s32 val);
|
|
void pm_qos_add_request(struct pm_qos_request *req, int pm_qos_class,
|
|
s32 value);
|
|
void pm_qos_update_request(struct pm_qos_request *req,
|
|
s32 new_value);
|
|
void pm_qos_update_request_timeout(struct pm_qos_request *req,
|
|
s32 new_value, unsigned long timeout_us);
|
|
void pm_qos_remove_request(struct pm_qos_request *req);
|
|
|
|
int pm_qos_request(int pm_qos_class);
|
|
int pm_qos_add_notifier(int pm_qos_class, struct notifier_block *notifier);
|
|
int pm_qos_remove_notifier(int pm_qos_class, struct notifier_block *notifier);
|
|
int pm_qos_request_active(struct pm_qos_request *req);
|
|
s32 pm_qos_read_value(struct pm_qos_constraints *c);
|
|
|
|
#ifdef CONFIG_PM
|
|
enum pm_qos_flags_status __dev_pm_qos_flags(struct device *dev, s32 mask);
|
|
enum pm_qos_flags_status dev_pm_qos_flags(struct device *dev, s32 mask);
|
|
s32 __dev_pm_qos_read_value(struct device *dev);
|
|
s32 dev_pm_qos_read_value(struct device *dev);
|
|
int dev_pm_qos_add_request(struct device *dev, struct dev_pm_qos_request *req,
|
|
enum dev_pm_qos_req_type type, s32 value);
|
|
int dev_pm_qos_update_request(struct dev_pm_qos_request *req, s32 new_value);
|
|
int dev_pm_qos_remove_request(struct dev_pm_qos_request *req);
|
|
int dev_pm_qos_add_notifier(struct device *dev,
|
|
struct notifier_block *notifier);
|
|
int dev_pm_qos_remove_notifier(struct device *dev,
|
|
struct notifier_block *notifier);
|
|
int dev_pm_qos_add_global_notifier(struct notifier_block *notifier);
|
|
int dev_pm_qos_remove_global_notifier(struct notifier_block *notifier);
|
|
void dev_pm_qos_constraints_init(struct device *dev);
|
|
void dev_pm_qos_constraints_destroy(struct device *dev);
|
|
int dev_pm_qos_add_ancestor_request(struct device *dev,
|
|
struct dev_pm_qos_request *req,
|
|
enum dev_pm_qos_req_type type, s32 value);
|
|
int dev_pm_qos_expose_latency_limit(struct device *dev, s32 value);
|
|
void dev_pm_qos_hide_latency_limit(struct device *dev);
|
|
int dev_pm_qos_expose_flags(struct device *dev, s32 value);
|
|
void dev_pm_qos_hide_flags(struct device *dev);
|
|
int dev_pm_qos_update_flags(struct device *dev, s32 mask, bool set);
|
|
s32 dev_pm_qos_get_user_latency_tolerance(struct device *dev);
|
|
int dev_pm_qos_update_user_latency_tolerance(struct device *dev, s32 val);
|
|
int dev_pm_qos_expose_latency_tolerance(struct device *dev);
|
|
void dev_pm_qos_hide_latency_tolerance(struct device *dev);
|
|
|
|
static inline s32 dev_pm_qos_requested_resume_latency(struct device *dev)
|
|
{
|
|
return dev->power.qos->resume_latency_req->data.pnode.prio;
|
|
}
|
|
|
|
static inline s32 dev_pm_qos_requested_flags(struct device *dev)
|
|
{
|
|
return dev->power.qos->flags_req->data.flr.flags;
|
|
}
|
|
|
|
static inline s32 dev_pm_qos_raw_read_value(struct device *dev)
|
|
{
|
|
return IS_ERR_OR_NULL(dev->power.qos) ?
|
|
0 : pm_qos_read_value(&dev->power.qos->resume_latency);
|
|
}
|
|
#else
|
|
static inline enum pm_qos_flags_status __dev_pm_qos_flags(struct device *dev,
|
|
s32 mask)
|
|
{ return PM_QOS_FLAGS_UNDEFINED; }
|
|
static inline enum pm_qos_flags_status dev_pm_qos_flags(struct device *dev,
|
|
s32 mask)
|
|
{ return PM_QOS_FLAGS_UNDEFINED; }
|
|
static inline s32 __dev_pm_qos_read_value(struct device *dev)
|
|
{ return 0; }
|
|
static inline s32 dev_pm_qos_read_value(struct device *dev)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_add_request(struct device *dev,
|
|
struct dev_pm_qos_request *req,
|
|
enum dev_pm_qos_req_type type,
|
|
s32 value)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_update_request(struct dev_pm_qos_request *req,
|
|
s32 new_value)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_remove_request(struct dev_pm_qos_request *req)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_add_notifier(struct device *dev,
|
|
struct notifier_block *notifier)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_remove_notifier(struct device *dev,
|
|
struct notifier_block *notifier)
|
|
{ return 0; }
|
|
static inline void dev_pm_qos_constraints_init(struct device *dev)
|
|
{
|
|
dev->power.power_state = PMSG_ON;
|
|
}
|
|
static inline void dev_pm_qos_constraints_destroy(struct device *dev)
|
|
{
|
|
dev->power.power_state = PMSG_INVALID;
|
|
}
|
|
static inline int dev_pm_qos_add_ancestor_request(struct device *dev,
|
|
struct dev_pm_qos_request *req,
|
|
enum dev_pm_qos_req_type type,
|
|
s32 value)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_expose_latency_limit(struct device *dev, s32 value)
|
|
{ return 0; }
|
|
static inline void dev_pm_qos_hide_latency_limit(struct device *dev) {}
|
|
static inline int dev_pm_qos_expose_flags(struct device *dev, s32 value)
|
|
{ return 0; }
|
|
static inline void dev_pm_qos_hide_flags(struct device *dev) {}
|
|
static inline int dev_pm_qos_update_flags(struct device *dev, s32 m, bool set)
|
|
{ return 0; }
|
|
static inline s32 dev_pm_qos_get_user_latency_tolerance(struct device *dev)
|
|
{ return PM_QOS_LATENCY_TOLERANCE_NO_CONSTRAINT; }
|
|
static inline int dev_pm_qos_update_user_latency_tolerance(struct device *dev, s32 val)
|
|
{ return 0; }
|
|
static inline int dev_pm_qos_expose_latency_tolerance(struct device *dev)
|
|
{ return 0; }
|
|
static inline void dev_pm_qos_hide_latency_tolerance(struct device *dev) {}
|
|
|
|
static inline s32 dev_pm_qos_requested_resume_latency(struct device *dev) { return 0; }
|
|
static inline s32 dev_pm_qos_requested_flags(struct device *dev) { return 0; }
|
|
static inline s32 dev_pm_qos_raw_read_value(struct device *dev) { return 0; }
|
|
#endif
|
|
|
|
#endif
|