threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
34 lines
988 B
C
34 lines
988 B
C
/*
|
|
* Copyright 2016 Chen-Yu Tsai
|
|
*
|
|
* Chen-Yu Tsai <wens@csie.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _CCU_SUN9I_A80_DE_H_
|
|
#define _CCU_SUN9I_A80_DE_H_
|
|
|
|
#include <dt-bindings/clock/sun9i-a80-de.h>
|
|
#include <dt-bindings/reset/sun9i-a80-de.h>
|
|
|
|
/* Intermediary clock dividers are not exported */
|
|
#define CLK_FE0_DIV 31
|
|
#define CLK_FE1_DIV 32
|
|
#define CLK_FE2_DIV 33
|
|
#define CLK_BE0_DIV 34
|
|
#define CLK_BE1_DIV 35
|
|
#define CLK_BE2_DIV 36
|
|
|
|
#define CLK_NUMBER (CLK_BE2_DIV + 1)
|
|
|
|
#endif /* _CCU_SUN9I_A80_DE_H_ */
|