threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
30 lines
693 B
C
30 lines
693 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Precise Delay Loops for ETRAX FS
|
|
*
|
|
* Copyright (C) 2006 Axis Communications AB.
|
|
*
|
|
*/
|
|
|
|
#include <hwregs/reg_map.h>
|
|
#include <hwregs/reg_rdwr.h>
|
|
#include <hwregs/timer_defs.h>
|
|
#include <linux/types.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/module.h>
|
|
|
|
/*
|
|
* On ETRAX FS, we can check the free-running read-only 100MHz timer
|
|
* getting 32-bit 10ns precision, theoretically good for 42.94967295
|
|
* seconds. Unsigned arithmetic and careful expression handles
|
|
* wrapping.
|
|
*/
|
|
|
|
void cris_delay10ns(u32 n10ns)
|
|
{
|
|
u32 t0 = REG_RD(timer, regi_timer0, r_time);
|
|
while (REG_RD(timer, regi_timer0, r_time) - t0 < n10ns)
|
|
;
|
|
}
|
|
EXPORT_SYMBOL(cris_delay10ns);
|