threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
44 lines
2.0 KiB
JSON
44 lines
2.0 KiB
JSON
[
|
|
{
|
|
"EventCode": "0x5C",
|
|
"UMask": "0x1",
|
|
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
|
"Counter": "0,1,2,3",
|
|
"EventName": "CPL_CYCLES.RING0",
|
|
"PublicDescription": "This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode.",
|
|
"SampleAfterValue": "2000003",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x5C",
|
|
"UMask": "0x2",
|
|
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
|
"Counter": "0,1,2,3",
|
|
"EventName": "CPL_CYCLES.RING123",
|
|
"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
|
|
"SampleAfterValue": "2000003",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EdgeDetect": "1",
|
|
"EventCode": "0x5C",
|
|
"UMask": "0x1",
|
|
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
|
"Counter": "0,1,2,3",
|
|
"EventName": "CPL_CYCLES.RING0_TRANS",
|
|
"CounterMask": "1",
|
|
"PublicDescription": "This event counts when there is a transition from ring 1,2 or 3 to ring0.",
|
|
"SampleAfterValue": "100007",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x63",
|
|
"UMask": "0x1",
|
|
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
|
"Counter": "0,1,2,3",
|
|
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
|
"PublicDescription": "This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.",
|
|
"SampleAfterValue": "2000003",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
}
|
|
] |