threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
65 lines
1.6 KiB
C
65 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef CM9780_H_INCLUDED
|
|
#define CM9780_H_INCLUDED
|
|
|
|
#define CM9780_JACK 0x62
|
|
#define CM9780_MIXER 0x64
|
|
#define CM9780_GPIO_SETUP 0x70
|
|
#define CM9780_GPIO_STATUS 0x72
|
|
|
|
/* jack control */
|
|
#define CM9780_RSOE 0x0001
|
|
#define CM9780_CBOE 0x0002
|
|
#define CM9780_SSOE 0x0004
|
|
#define CM9780_FROE 0x0008
|
|
#define CM9780_HP2FMICOE 0x0010
|
|
#define CM9780_CB2MICOE 0x0020
|
|
#define CM9780_FMIC2LI 0x0040
|
|
#define CM9780_FMIC2MIC 0x0080
|
|
#define CM9780_HP2LI 0x0100
|
|
#define CM9780_HP2MIC 0x0200
|
|
#define CM9780_MIC2LI 0x0400
|
|
#define CM9780_MIC2MIC 0x0800
|
|
#define CM9780_LI2LI 0x1000
|
|
#define CM9780_LI2MIC 0x2000
|
|
#define CM9780_LO2LI 0x4000
|
|
#define CM9780_LO2MIC 0x8000
|
|
|
|
/* mixer control */
|
|
#define CM9780_BSTSEL 0x0001
|
|
#define CM9780_STRO_MIC 0x0002
|
|
#define CM9780_SPDI_FREX 0x0004
|
|
#define CM9780_SPDI_SSEX 0x0008
|
|
#define CM9780_SPDI_CBEX 0x0010
|
|
#define CM9780_SPDI_RSEX 0x0020
|
|
#define CM9780_MIX2FR 0x0040
|
|
#define CM9780_MIX2SS 0x0080
|
|
#define CM9780_MIX2CB 0x0100
|
|
#define CM9780_MIX2RS 0x0200
|
|
#define CM9780_MIX2FR_EX 0x0400
|
|
#define CM9780_MIX2SS_EX 0x0800
|
|
#define CM9780_MIX2CB_EX 0x1000
|
|
#define CM9780_MIX2RS_EX 0x2000
|
|
#define CM9780_P47_IO 0x4000
|
|
#define CM9780_PCBSW 0x8000
|
|
|
|
/* GPIO setup */
|
|
#define CM9780_GPI0EN 0x0001
|
|
#define CM9780_GPI1EN 0x0002
|
|
#define CM9780_SENSE_P 0x0004
|
|
#define CM9780_LOCK_P 0x0008
|
|
#define CM9780_GPIO0P 0x0010
|
|
#define CM9780_GPIO1P 0x0020
|
|
#define CM9780_GPIO0IO 0x0100
|
|
#define CM9780_GPIO1IO 0x0200
|
|
|
|
/* GPIO status */
|
|
#define CM9780_GPO0 0x0001
|
|
#define CM9780_GPO1 0x0002
|
|
#define CM9780_GPIO0S 0x0010
|
|
#define CM9780_GPIO1S 0x0020
|
|
#define CM9780_GPII0S 0x0100
|
|
#define CM9780_GPII1S 0x0200
|
|
|
|
#endif
|