threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
51 lines
1.8 KiB
C
51 lines
1.8 KiB
C
/* 10G controller driver for Samsung SoCs
|
|
*
|
|
* Copyright (C) 2013 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Author: Siva Reddy Kallam <siva.kallam@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __SXGBE_DMA_H__
|
|
#define __SXGBE_DMA_H__
|
|
|
|
/* forward declaration */
|
|
struct sxgbe_extra_stats;
|
|
|
|
#define SXGBE_DMA_BLENMAP_LSHIFT 1
|
|
#define SXGBE_DMA_TXPBL_LSHIFT 16
|
|
#define SXGBE_DMA_RXPBL_LSHIFT 16
|
|
#define DEFAULT_DMA_PBL 8
|
|
|
|
struct sxgbe_dma_ops {
|
|
/* DMA core initialization */
|
|
int (*init)(void __iomem *ioaddr, int fix_burst, int burst_map);
|
|
void (*cha_init)(void __iomem *ioaddr, int cha_num, int fix_burst,
|
|
int pbl, dma_addr_t dma_tx, dma_addr_t dma_rx,
|
|
int t_rzie, int r_rsize);
|
|
void (*enable_dma_transmission)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*enable_dma_irq)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*disable_dma_irq)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*start_tx)(void __iomem *ioaddr, int tchannels);
|
|
void (*start_tx_queue)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*stop_tx)(void __iomem *ioaddr, int tchannels);
|
|
void (*stop_tx_queue)(void __iomem *ioaddr, int dma_cnum);
|
|
void (*start_rx)(void __iomem *ioaddr, int rchannels);
|
|
void (*stop_rx)(void __iomem *ioaddr, int rchannels);
|
|
int (*tx_dma_int_status)(void __iomem *ioaddr, int channel_no,
|
|
struct sxgbe_extra_stats *x);
|
|
int (*rx_dma_int_status)(void __iomem *ioaddr, int channel_no,
|
|
struct sxgbe_extra_stats *x);
|
|
/* Program the HW RX Watchdog */
|
|
void (*rx_watchdog)(void __iomem *ioaddr, u32 riwt);
|
|
/* Enable TSO for each DMA channel */
|
|
void (*enable_tso)(void __iomem *ioaddr, u8 chan_num);
|
|
};
|
|
|
|
const struct sxgbe_dma_ops *sxgbe_get_dma_ops(void);
|
|
|
|
#endif /* __SXGBE_CORE_H__ */
|