threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
141 lines
4.4 KiB
C
141 lines
4.4 KiB
C
/*
|
|
* Copyright (C) 2015 MediaTek Inc.
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DDP_DISP_BDG_H_
|
|
#define _DDP_DISP_BDG_H_
|
|
|
|
#include "../../../spi_slave_drv/spi_slave.h"
|
|
#include "ddp_hal.h"
|
|
#include "ddp_info.h"
|
|
#include "lcm_drv.h"
|
|
#include <linux/interrupt.h>
|
|
|
|
#define HW_NUM (1)
|
|
#define RX_V12 (1700)
|
|
#ifdef CONFIG_MTK_MT6382_VDO_MODE
|
|
#define _VDO_120FPS_
|
|
#endif
|
|
#ifdef CONFIG_MTK_MT6382_CMD_MODE
|
|
#define _CMD_120FPS_
|
|
#endif
|
|
//#define _90HZ_
|
|
#if defined(_VDO_120FPS_) //for vdo mode 120Hz
|
|
#define RXTX_RATIO (230)
|
|
#elif defined(_CMD_120FPS_) //for cmd mode 120Hz
|
|
#define RXTX_RATIO (300)
|
|
#define _LINE_BACK_TO_LP_ //only for cmd mode
|
|
#else
|
|
#define RXTX_RATIO (300)
|
|
#endif
|
|
#ifdef _90HZ_
|
|
#define _Disable_HS_DCO_
|
|
#define _Disable_LP_TX_L023_
|
|
#else
|
|
#define _G_MODE_EN_
|
|
#endif
|
|
|
|
enum DISP_BDG_ENUM {
|
|
DISP_BDG_DSI0 = 0,
|
|
DISP_BDG_DSI1,
|
|
DISP_BDG_DSIDUAL,
|
|
DISP_BDG_NUM
|
|
};
|
|
|
|
enum MIPI_TX_PAD_VALUE {
|
|
PAD_D2P = 0,
|
|
PAD_D2N,
|
|
PAD_D0P,
|
|
PAD_D0N,
|
|
PAD_CKP,
|
|
PAD_CKN,
|
|
PAD_D1P,
|
|
PAD_D1N,
|
|
PAD_D3P,
|
|
PAD_D3N,
|
|
PAD_MAX_NUM
|
|
};
|
|
|
|
#define TX_DCS_SHORT_PACKET_ID_0 (0x05)
|
|
#define TX_DCS_SHORT_PACKET_ID_1 (0x15)
|
|
#define TX_DCS_LONG_PACKET_ID (0x39)
|
|
#define TX_DCS_READ_PACKET_ID (0x06)
|
|
#define TX_GERNERIC_SHORT_PACKET_ID_1 (0x13)
|
|
#define TX_GERNERIC_SHORT_PACKET_ID_2 (0x23)
|
|
#define TX_GERNERIC_LONG_PACKET_ID (0x29)
|
|
#define TX_GERNERIC_READ_LONG_PACKET_ID (0x14)
|
|
|
|
#define REG_FLAG_ESCAPE_ID (0x00)
|
|
#define REG_FLAG_DELAY_MS_V3 (0xFF)
|
|
|
|
int bdg_is_bdg_connected(void);
|
|
int bdg_tx_init(enum DISP_BDG_ENUM module,
|
|
struct disp_ddp_path_config *config, void *cmdq);
|
|
int bdg_tx_deinit(enum DISP_BDG_ENUM module, void *cmdq);
|
|
void bdg_register_init(void);
|
|
int bdg_common_init(enum DISP_BDG_ENUM module,
|
|
struct disp_ddp_path_config *config, void *cmdq);
|
|
int bdg_common_deinit(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_common_init_for_rx_pat(enum DISP_BDG_ENUM module,
|
|
struct disp_ddp_path_config *config, void *cmdq);
|
|
int mipi_dsi_rx_mac_init(enum DISP_BDG_ENUM module,
|
|
struct disp_ddp_path_config *config, void *cmdq);
|
|
void bdg_tx_pull_6382_reset_pin(void);
|
|
void bdg_tx_set_6382_reset_pin(unsigned int value);
|
|
int bdg_tx_bist_pattern(enum DISP_BDG_ENUM module,
|
|
void *cmdq, bool enable, unsigned int sel,
|
|
unsigned int red, unsigned int green,
|
|
unsigned int blue);
|
|
int bdg_tx_set_mode(enum DISP_BDG_ENUM module,
|
|
void *cmdq, unsigned int mode);
|
|
int bdg_mipi_clk_change(int msg, int en);
|
|
int bdg_tx_start(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_tx_stop(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_tx_cmd_mode(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_mutex_trigger(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_tx_reset(enum DISP_BDG_ENUM module, void *cmdq);
|
|
int bdg_vm_mode_set(enum DISP_BDG_ENUM module, bool enable,
|
|
unsigned int long_pkt, void *cmdq);
|
|
int bdg_tx_wait_for_idle(enum DISP_BDG_ENUM module);
|
|
int bdg_dsi_dump_reg(enum DISP_BDG_ENUM module, unsigned int level);
|
|
int bdg_set_dcs_read_cmd(bool enable, void *cmdq);
|
|
|
|
unsigned int get_ap_data_rate(void);
|
|
unsigned int get_ap_dyn_data_rate(int en);
|
|
unsigned int get_bdg_dyn_data_rate(int en);
|
|
unsigned int get_bdg_data_rate(void);
|
|
int set_bdg_data_rate(unsigned int data_rate);
|
|
unsigned int get_bdg_line_cycle(void);
|
|
unsigned int get_dsc_state(void);
|
|
void set_mt6382_init(unsigned int value);
|
|
unsigned int get_mt6382_init(void);
|
|
unsigned int get_bdg_tx_mode(void);
|
|
void set_bdg_tx_mode(unsigned int value);
|
|
int check_stopstate(void *cmdq);
|
|
int polling_status(void);
|
|
void bdg_clk_buf_nfc(bool onoff);
|
|
|
|
unsigned int mtk_spi_read(u32 addr);
|
|
int mtk_spi_write(u32 addr, unsigned int regval);
|
|
int mtk_spi_mask_write(u32 addr, u32 msk, u32 value);
|
|
|
|
//irqreturn_t bdg_eint_irq_handler(int irq, void *data);
|
|
irqreturn_t bdg_eint_thread_handler(int irq, void *data);
|
|
void bdg_request_eint_irq(void);
|
|
//void bdg_free_eint_irq(void);
|
|
|
|
/***** NFC SRCLKENAI0 Interrupt Handler +++ *****/
|
|
irqreturn_t nfc_eint_thread_handler(int irq, void *data);
|
|
void nfc_request_eint_irq(void);
|
|
/***** NFC SRCLKENAI0 Interrupt Handler --- *****/
|
|
#endif
|