threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
101 lines
3.0 KiB
C
101 lines
3.0 KiB
C
/*
|
|
* Copyright (C) 2015 MediaTek Inc.
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __CCIF_HIF_PLATFORM_H__
|
|
#define __CCIF_HIF_PLATFORM_H__
|
|
#include "ccci_config.h"
|
|
|
|
#include <mt-plat/sync_write.h>
|
|
|
|
extern unsigned int devapc_check_flag;
|
|
extern spinlock_t devapc_flag_lock;
|
|
|
|
#define ccif_write32(b, a, v) \
|
|
do { \
|
|
unsigned long flags; \
|
|
\
|
|
spin_lock_irqsave(&devapc_flag_lock, flags); \
|
|
if (devapc_check_flag == 1) \
|
|
mt_reg_sync_writel(v, (b) + (a)); \
|
|
spin_unlock_irqrestore(&devapc_flag_lock, flags); \
|
|
} while (0)
|
|
|
|
#define ccif_write16(b, a, v) mt_reg_sync_writew(v, (b)+(a))
|
|
#define ccif_write8(b, a, v) mt_reg_sync_writeb(v, (b)+(a))
|
|
int ccif_read32(void *b, unsigned long a);
|
|
|
|
#define ccif_read16(b, a) ioread16((void __iomem *)((b)+(a)))
|
|
#define ccif_read8(b, a) ioread8((void __iomem *)((b)+(a)))
|
|
|
|
/*CCIF */
|
|
#define APCCIF_CON (0x00)
|
|
#define APCCIF_BUSY (0x04)
|
|
#define APCCIF_START (0x08)
|
|
#define APCCIF_TCHNUM (0x0C)
|
|
#define APCCIF_RCHNUM (0x10)
|
|
#define APCCIF_ACK (0x14)
|
|
#define APCCIF_CHDATA (0x100)
|
|
|
|
#if (MD_GENERATION <= 6292)
|
|
#define RINGQ_BASE (8)
|
|
#define RINGQ_SRAM (7)
|
|
#define RINGQ_EXP_BASE (0)
|
|
#define CCIF_CH_NUM 16
|
|
#define AP_MD_CCB_WAKEUP (8)
|
|
#else
|
|
#define RINGQ_BASE (0)
|
|
#define RINGQ_SRAM (15)
|
|
#define RINGQ_EXP_BASE (15)
|
|
#define CCIF_CH_NUM 24
|
|
#define AP_MD_CCB_WAKEUP (7)
|
|
#endif
|
|
|
|
/*AP to MD*/
|
|
#define H2D_EXCEPTION_ACK (RINGQ_EXP_BASE+1)
|
|
#define H2D_EXCEPTION_CLEARQ_ACK (RINGQ_EXP_BASE+2)
|
|
#define H2D_FORCE_MD_ASSERT (RINGQ_EXP_BASE+3)
|
|
#define H2D_MPU_FORCE_ASSERT (RINGQ_EXP_BASE+4)
|
|
|
|
#define H2D_SRAM (RINGQ_SRAM)
|
|
#define H2D_RINGQ0 (RINGQ_BASE+0)
|
|
#define H2D_RINGQ1 (RINGQ_BASE+1)
|
|
#define H2D_RINGQ2 (RINGQ_BASE+2)
|
|
#define H2D_RINGQ3 (RINGQ_BASE+3)
|
|
#define H2D_RINGQ4 (RINGQ_BASE+4)
|
|
#define H2D_RINGQ5 (RINGQ_BASE+5)
|
|
#define H2D_RINGQ6 (RINGQ_BASE+6)
|
|
#define H2D_RINGQ7 (RINGQ_BASE+7)
|
|
|
|
/*MD to AP*/
|
|
#define CCIF_HW_CH_RX_RESERVED \
|
|
((1 << (RINGQ_EXP_BASE+0)) | (1 << (RINGQ_EXP_BASE+5)))
|
|
#define D2H_EXCEPTION_INIT (RINGQ_EXP_BASE+1)
|
|
#define D2H_EXCEPTION_INIT_DONE (RINGQ_EXP_BASE+2)
|
|
#define D2H_EXCEPTION_CLEARQ_DONE (RINGQ_EXP_BASE+3)
|
|
#define D2H_EXCEPTION_ALLQ_RESET (RINGQ_EXP_BASE+4)
|
|
#define AP_MD_SEQ_ERROR (RINGQ_EXP_BASE+6)
|
|
#define D2H_SRAM (RINGQ_SRAM)
|
|
#define D2H_RINGQ0 (RINGQ_BASE+0)
|
|
#define D2H_RINGQ1 (RINGQ_BASE+1)
|
|
#define D2H_RINGQ2 (RINGQ_BASE+2)
|
|
#define D2H_RINGQ3 (RINGQ_BASE+3)
|
|
#define D2H_RINGQ4 (RINGQ_BASE+4)
|
|
#define D2H_RINGQ5 (RINGQ_BASE+5)
|
|
#define D2H_RINGQ6 (RINGQ_BASE+6)
|
|
#define D2H_RINGQ7 (RINGQ_BASE+7)
|
|
|
|
/* peer */
|
|
#define AP_MD_PEER_WAKEUP (RINGQ_EXP_BASE+5)
|
|
|
|
#endif /*__CCIF_HIF_PLATFORM_H__*/
|