threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
95 lines
3.6 KiB
C
95 lines
3.6 KiB
C
/*
|
|
* Copyright (C) 2019 MediaTek Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
* See http://www.gnu.org/licenses/gpl-2.0.html for more details.
|
|
*/
|
|
|
|
#ifndef _MT_GPUFREQ_H_
|
|
#define _MT_GPUFREQ_H_
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/clk.h>
|
|
|
|
struct mt_gpufreq_power_table_info {
|
|
unsigned int gpufreq_khz;
|
|
unsigned int gpufreq_volt;
|
|
unsigned int gpufreq_power;
|
|
};
|
|
|
|
/*
|
|
* mutex for mt_gpufreq_enable_by_ptpod() & mt_gpufreq_disable_by_ptpod()
|
|
* to avoid calling pm_callback_power_off_nolock() during PTPOD initializing
|
|
*/
|
|
extern struct mutex g_mfg_lock;
|
|
|
|
/**************************************************
|
|
* Condition Setting
|
|
**************************************************/
|
|
#ifdef CONFIG_MTK_RAM_CONSOLE
|
|
#define MT_GPUFREQ_SRAM_DEBUG
|
|
#endif
|
|
|
|
/****************************
|
|
* MTK GPUFREQ API
|
|
****************************/
|
|
extern unsigned int mt_gpufreq_get_cur_freq_index(void);
|
|
extern unsigned int mt_gpufreq_get_cur_freq(void);
|
|
extern unsigned int mt_gpufreq_get_cur_volt(void);
|
|
extern unsigned int mt_gpufreq_get_dvfs_table_num(void);
|
|
extern unsigned int mt_gpufreq_get_real_dvfs_table_num(void);
|
|
extern unsigned int mt_gpufreq_target(unsigned int request_idx,
|
|
bool is_real_idx);
|
|
extern unsigned int mt_gpufreq_update_volt(unsigned int pmic_volt[],
|
|
unsigned int array_size);
|
|
extern unsigned int mt_gpufreq_get_freq_by_real_idx(unsigned int idx);
|
|
extern unsigned int mt_gpufreq_get_volt_by_real_idx(unsigned int idx);
|
|
extern unsigned int mt_gpufreq_get_freq_by_idx(unsigned int idx);
|
|
extern unsigned int mt_gpufreq_get_volt_by_idx(unsigned int idx);
|
|
extern unsigned int mt_gpufreq_get_ori_opp_idx(unsigned int idx);
|
|
extern struct mt_gpufreq_power_table_info *pass_gpu_table_to_eara(void);
|
|
extern unsigned int mt_gpufreq_get_seg_max_opp_index(void);
|
|
extern void mt_gpufreq_thermal_protect(unsigned int limited_power);
|
|
extern void mt_gpufreq_restore_default_volt(void);
|
|
extern void mt_gpufreq_enable_by_ptpod(void);
|
|
extern void mt_gpufreq_disable_by_ptpod(void);
|
|
extern unsigned int mt_gpufreq_get_max_power(void);
|
|
extern unsigned int mt_gpufreq_get_min_power(void);
|
|
extern unsigned int mt_gpufreq_get_thermal_limit_index(void);
|
|
extern unsigned int mt_gpufreq_get_thermal_limit_freq(void);
|
|
extern void mt_gpufreq_set_power_limit_by_pbm(unsigned int limited_power);
|
|
extern unsigned int mt_gpufreq_get_leakage_mw(void);
|
|
extern int mt_gpufreq_get_cur_ceiling_idx(void);
|
|
extern void mt_gpufreq_set_loading(unsigned int gpu_loading); /* legacy */
|
|
extern void mt_gpufreq_power_control_enable(bool cg, bool mtcmos, bool buck);
|
|
extern void mt_gpufreq_power_control_disable(bool cg, bool mtcmos, bool buck);
|
|
|
|
#ifdef CONFIG_MTK_RAM_CONSOLE
|
|
extern void aee_rr_rec_gpu_dvfs_vgpu(u8 val);
|
|
extern void aee_rr_rec_gpu_dvfs_oppidx(u8 val);
|
|
extern void aee_rr_rec_gpu_dvfs_status(u8 val);
|
|
extern u8 aee_rr_curr_gpu_dvfs_status(void);
|
|
#endif /* CONFIG_MTK_RAM_CONSOLE */
|
|
|
|
/*****************
|
|
* power limit notification
|
|
******************/
|
|
typedef void (*gpufreq_power_limit_notify)(unsigned int);
|
|
extern void mt_gpufreq_power_limit_notify_registerCB(
|
|
gpufreq_power_limit_notify pCB);
|
|
|
|
/*****************
|
|
* input boost notification
|
|
******************/
|
|
typedef void (*gpufreq_input_boost_notify)(unsigned int);
|
|
extern void mt_gpufreq_input_boost_notify_registerCB(
|
|
gpufreq_input_boost_notify pCB);
|
|
|
|
#endif /* _MT_GPUFREQ_H_ */
|