threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
66 lines
1.7 KiB
C
66 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2016 MediaTek Inc.
|
|
* Author: Tiffany Lin <tiffany.lin@mediatek.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _MTK_VCODEC_PM_H_
|
|
#define _MTK_VCODEC_PM_H_
|
|
|
|
#define MTK_PLATFORM_STR "platform:mt6779"
|
|
|
|
/**
|
|
* struct mtk_vcodec_pm - Power management data structure
|
|
*/
|
|
struct mtk_vcodec_pm {
|
|
struct clk *vdec_bus_clk_src;
|
|
struct clk *vencpll;
|
|
|
|
struct clk *vcodecpll;
|
|
struct clk *univpll_d2;
|
|
struct clk *clk_cci400_sel;
|
|
struct clk *vdecpll;
|
|
struct clk *vdec_sel;
|
|
struct clk *vencpll_d2;
|
|
struct clk *venc_sel;
|
|
struct clk *univpll1_d2;
|
|
struct clk *venc_lt_sel;
|
|
struct clk *img_resz;
|
|
struct device *larbvdec;
|
|
struct device *larbvenc;
|
|
struct device *larbvenclt;
|
|
struct device *dev;
|
|
struct device_node *chip_node;
|
|
struct mtk_vcodec_dev *mtkdev;
|
|
|
|
struct clk *clk_MT_CG_VDEC; /* VDEC */
|
|
struct clk *clk_MT_CG_VENC; /* VENC */
|
|
struct clk *clk_MT_SCP_SYS_VDE; /* SCP_SYS_VDE */
|
|
struct clk *clk_MT_SCP_SYS_VEN; /* SCP_SYS_VEN */
|
|
struct clk *clk_MT_SCP_SYS_DIS; /* SCP_SYS_DIS */
|
|
|
|
};
|
|
|
|
enum mtk_dec_dtsi_reg_idx {
|
|
VDEC_SYS,
|
|
VDEC_VLD,
|
|
VDEC_MISC,
|
|
NUM_MAX_VDEC_REG_BASE,
|
|
};
|
|
|
|
enum mtk_enc_dtsi_reg_idx {
|
|
VENC_LT_SYS,
|
|
VENC_SYS,
|
|
NUM_MAX_VENC_REG_BASE
|
|
};
|
|
|
|
#endif /* _MTK_VCODEC_PM_H_ */
|