threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
59 lines
1.9 KiB
C
59 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __NVKM_PMU_H__
|
|
#define __NVKM_PMU_H__
|
|
#include <core/subdev.h>
|
|
#include <engine/falcon.h>
|
|
|
|
struct nvkm_pmu {
|
|
const struct nvkm_pmu_func *func;
|
|
struct nvkm_subdev subdev;
|
|
struct nvkm_falcon *falcon;
|
|
struct nvkm_msgqueue *queue;
|
|
|
|
struct {
|
|
u32 base;
|
|
u32 size;
|
|
} send;
|
|
|
|
struct {
|
|
u32 base;
|
|
u32 size;
|
|
|
|
struct work_struct work;
|
|
wait_queue_head_t wait;
|
|
u32 process;
|
|
u32 message;
|
|
u32 data[2];
|
|
} recv;
|
|
};
|
|
|
|
int nvkm_pmu_send(struct nvkm_pmu *, u32 reply[2], u32 process,
|
|
u32 message, u32 data0, u32 data1);
|
|
void nvkm_pmu_pgob(struct nvkm_pmu *, bool enable);
|
|
|
|
int gt215_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gf100_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gf119_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gk104_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gk110_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gk208_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gk20a_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gm107_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gm20b_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gp100_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
int gp102_pmu_new(struct nvkm_device *, int, struct nvkm_pmu **);
|
|
|
|
/* interface to MEMX process running on PMU */
|
|
struct nvkm_memx;
|
|
int nvkm_memx_init(struct nvkm_pmu *, struct nvkm_memx **);
|
|
int nvkm_memx_fini(struct nvkm_memx **, bool exec);
|
|
void nvkm_memx_wr32(struct nvkm_memx *, u32 addr, u32 data);
|
|
void nvkm_memx_wait(struct nvkm_memx *, u32 addr, u32 mask, u32 data, u32 nsec);
|
|
void nvkm_memx_nsec(struct nvkm_memx *, u32 nsec);
|
|
void nvkm_memx_wait_vblank(struct nvkm_memx *);
|
|
void nvkm_memx_train(struct nvkm_memx *);
|
|
int nvkm_memx_train_result(struct nvkm_pmu *, u32 *, int);
|
|
void nvkm_memx_block(struct nvkm_memx *);
|
|
void nvkm_memx_unblock(struct nvkm_memx *);
|
|
#endif
|