threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
57 lines
1.8 KiB
C
57 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2013 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "hdmi.h"
|
|
|
|
static void hdmi_phy_8x74_powerup(struct hdmi_phy *phy,
|
|
unsigned long int pixclock)
|
|
{
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG0, 0x1b);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG1, 0xf2);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_CFG0, 0x0);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN0, 0x0);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN1, 0x0);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN2, 0x0);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN3, 0x0);
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL1, 0x20);
|
|
}
|
|
|
|
static void hdmi_phy_8x74_powerdown(struct hdmi_phy *phy)
|
|
{
|
|
hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL0, 0x7f);
|
|
}
|
|
|
|
static const char * const hdmi_phy_8x74_reg_names[] = {
|
|
"core-vdda",
|
|
"vddio",
|
|
};
|
|
|
|
static const char * const hdmi_phy_8x74_clk_names[] = {
|
|
"iface_clk",
|
|
"alt_iface_clk"
|
|
};
|
|
|
|
const struct hdmi_phy_cfg msm_hdmi_phy_8x74_cfg = {
|
|
.type = MSM_HDMI_PHY_8x74,
|
|
.powerup = hdmi_phy_8x74_powerup,
|
|
.powerdown = hdmi_phy_8x74_powerdown,
|
|
.reg_names = hdmi_phy_8x74_reg_names,
|
|
.num_regs = ARRAY_SIZE(hdmi_phy_8x74_reg_names),
|
|
.clk_names = hdmi_phy_8x74_clk_names,
|
|
.num_clks = ARRAY_SIZE(hdmi_phy_8x74_clk_names),
|
|
};
|