threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
31 lines
704 B
C
31 lines
704 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/string.h>
|
|
#include <memmap.h>
|
|
#include <hwregs/reg_map.h>
|
|
#include <hwregs/reg_rdwr.h>
|
|
#include <hwregs/l2cache_defs.h>
|
|
#include <asm/io.h>
|
|
|
|
#define L2CACHE_SIZE 64
|
|
|
|
int __init l2cache_init(void)
|
|
{
|
|
reg_l2cache_rw_ctrl ctrl = {0};
|
|
reg_l2cache_rw_cfg cfg = {.en = regk_l2cache_yes};
|
|
|
|
ctrl.csize = L2CACHE_SIZE;
|
|
ctrl.cbase = L2CACHE_SIZE / 4 + (L2CACHE_SIZE % 4 ? 1 : 0);
|
|
REG_WR(l2cache, regi_l2cache, rw_ctrl, ctrl);
|
|
|
|
/* Flush the tag memory */
|
|
memset((void *)(MEM_INTMEM_START | MEM_NON_CACHEABLE), 0, 2*1024);
|
|
|
|
/* Enable the cache */
|
|
REG_WR(l2cache, regi_l2cache, rw_cfg, cfg);
|
|
|
|
return 0;
|
|
}
|
|
|