threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
130 lines
2.5 KiB
Devicetree
130 lines
2.5 KiB
Devicetree
/*
|
|
* Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "imx1.dtsi"
|
|
|
|
/ {
|
|
model = "Armadeus APF9328";
|
|
compatible = "armadeus,imx1-apf9328", "fsl,imx1";
|
|
|
|
chosen {
|
|
stdout-path = &uart1;
|
|
};
|
|
|
|
memory {
|
|
reg = <0x08000000 0x00800000>;
|
|
};
|
|
};
|
|
|
|
&i2c {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
uart-has-rtscts;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
|
uart-has-rtscts;
|
|
status = "okay";
|
|
};
|
|
|
|
&weim {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_weim>;
|
|
status = "okay";
|
|
|
|
nor: flash@0,0 {
|
|
compatible = "cfi-flash";
|
|
reg = <0 0x00000000 0x02000000>;
|
|
bank-width = <2>;
|
|
fsl,weim-cs-timing = <0x00330e04 0x00000d01>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
|
|
eth: eth@4,c00000 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_eth>;
|
|
compatible = "davicom,dm9000";
|
|
reg = <
|
|
4 0x00c00000 0x2
|
|
4 0x00c00002 0x2
|
|
>;
|
|
interrupt-parent = <&gpio2>;
|
|
interrupts = <14 IRQ_TYPE_LEVEL_LOW>;
|
|
fsl,weim-cs-timing = <0x0000c700 0x19190d01>;
|
|
};
|
|
};
|
|
|
|
&iomuxc {
|
|
imx1-apf9328 {
|
|
pinctrl_eth: ethgrp {
|
|
fsl,pins = <
|
|
MX1_PAD_SIM_SVEN__GPIO2_14 0x0
|
|
>;
|
|
};
|
|
|
|
pinctrl_i2c: i2cgrp {
|
|
fsl,pins = <
|
|
MX1_PAD_I2C_SCL__I2C_SCL 0x0
|
|
MX1_PAD_I2C_SDA__I2C_SDA 0x0
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
fsl,pins = <
|
|
MX1_PAD_UART1_TXD__UART1_TXD 0x0
|
|
MX1_PAD_UART1_RXD__UART1_RXD 0x0
|
|
MX1_PAD_UART1_CTS__UART1_CTS 0x0
|
|
MX1_PAD_UART1_RTS__UART1_RTS 0x0
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart2: uart2grp {
|
|
fsl,pins = <
|
|
MX1_PAD_UART2_TXD__UART2_TXD 0x0
|
|
MX1_PAD_UART2_RXD__UART2_RXD 0x0
|
|
MX1_PAD_UART2_CTS__UART2_CTS 0x0
|
|
MX1_PAD_UART2_RTS__UART2_RTS 0x0
|
|
>;
|
|
};
|
|
|
|
pinctrl_weim: weimgrp {
|
|
fsl,pins = <
|
|
MX1_PAD_A0__A0 0x0
|
|
MX1_PAD_A16__A16 0x0
|
|
MX1_PAD_A17__A17 0x0
|
|
MX1_PAD_A18__A18 0x0
|
|
MX1_PAD_A19__A19 0x0
|
|
MX1_PAD_A20__A20 0x0
|
|
MX1_PAD_A21__A21 0x0
|
|
MX1_PAD_A22__A22 0x0
|
|
MX1_PAD_A23__A23 0x0
|
|
MX1_PAD_A24__A24 0x0
|
|
MX1_PAD_BCLK__BCLK 0x0
|
|
MX1_PAD_CS4__CS4 0x0
|
|
MX1_PAD_DTACK__DTACK 0x0
|
|
MX1_PAD_ECB__ECB 0x0
|
|
MX1_PAD_LBA__LBA 0x0
|
|
>;
|
|
};
|
|
};
|
|
};
|