threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
25 lines
767 B
Plaintext
25 lines
767 B
Plaintext
NVIDIA Tegra20 real-time clock
|
|
|
|
The Tegra RTC maintains seconds and milliseconds counters, and five alarm
|
|
registers. The alarms and other interrupts may wake the system from low-power
|
|
state.
|
|
|
|
Required properties:
|
|
|
|
- compatible : For Tegra20, must contain "nvidia,tegra20-rtc". Otherwise,
|
|
must contain '"nvidia,<chip>-rtc", "nvidia,tegra20-rtc"', where <chip>
|
|
can be tegra30, tegra114, tegra124, or tegra132.
|
|
- reg : Specifies base physical address and size of the registers.
|
|
- interrupts : A single interrupt specifier.
|
|
- clocks : Must contain one entry, for the module clock.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
|
|
Example:
|
|
|
|
timer {
|
|
compatible = "nvidia,tegra20-rtc";
|
|
reg = <0x7000e000 0x100>;
|
|
interrupts = <0 2 0x04>;
|
|
clocks = <&tegra_car 4>;
|
|
};
|