Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
37 lines
864 B
Plaintext
37 lines
864 B
Plaintext
Rockchip PCIE PHY
|
|
-----------------------
|
|
|
|
Required properties:
|
|
- compatible: rockchip,rk3399-pcie-phy
|
|
- clocks: Must contain an entry in clock-names.
|
|
See ../clocks/clock-bindings.txt for details.
|
|
- clock-names: Must be "refclk"
|
|
- resets: Must contain an entry in reset-names.
|
|
See ../reset/reset.txt for details.
|
|
- reset-names: Must be "phy"
|
|
|
|
Required properties for legacy PHY mode (deprecated):
|
|
- #phy-cells: must be 0
|
|
|
|
Required properties for per-lane PHY mode (preferred):
|
|
- #phy-cells: must be 1
|
|
|
|
Example:
|
|
|
|
grf: syscon@ff770000 {
|
|
compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
...
|
|
|
|
pcie_phy: pcie-phy {
|
|
compatible = "rockchip,rk3399-pcie-phy";
|
|
#phy-cells = <0>;
|
|
clocks = <&cru SCLK_PCIEPHY_REF>;
|
|
clock-names = "refclk";
|
|
resets = <&cru SRST_PCIEPHY>;
|
|
reset-names = "phy";
|
|
};
|
|
};
|