threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
47 lines
1.5 KiB
Plaintext
47 lines
1.5 KiB
Plaintext
SMI (Smart Multimedia Interface) Local Arbiter
|
|
|
|
The hardware block diagram please check bindings/iommu/mediatek,iommu.txt
|
|
|
|
Required properties:
|
|
- compatible : must be one of :
|
|
"mediatek,mt2701-smi-larb"
|
|
"mediatek,mt2712-smi-larb"
|
|
"mediatek,mt8173-smi-larb"
|
|
"mediatek,mt8183-smi-larb"
|
|
- reg : the register and size of this local arbiter.
|
|
- mediatek,smi : a phandle to the smi_common node.
|
|
- power-domains : a phandle to the power domain of this local arbiter.
|
|
- clocks : Must contain an entry for each entry in clock-names.
|
|
- clock-names: must contain 2 entries, as follows:
|
|
- "apb" : Advanced Peripheral Bus clock, It's the clock for setting
|
|
the register.
|
|
- "smi" : It's the clock for transfer data and command.
|
|
and this optional clock name:
|
|
- "gals": the clock for gals(Global Async Local Sync).
|
|
|
|
Required property for mt2701 and mt2712:
|
|
- mediatek,larb-id :the hardware id of this larb.
|
|
|
|
Example:
|
|
larb1: larb@16010000 {
|
|
compatible = "mediatek,mt8173-smi-larb";
|
|
reg = <0 0x16010000 0 0x1000>;
|
|
mediatek,smi = <&smi_common>;
|
|
power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>;
|
|
clocks = <&vdecsys CLK_VDEC_CKEN>,
|
|
<&vdecsys CLK_VDEC_LARB_CKEN>;
|
|
clock-names = "apb", "smi";
|
|
};
|
|
|
|
Example for mt2701:
|
|
larb0: larb@14010000 {
|
|
compatible = "mediatek,mt2701-smi-larb";
|
|
reg = <0 0x14010000 0 0x1000>;
|
|
mediatek,smi = <&smi_common>;
|
|
mediatek,larb-id = <0>;
|
|
clocks = <&mmsys CLK_MM_SMI_LARB0>,
|
|
<&mmsys CLK_MM_SMI_LARB0>;
|
|
clock-names = "apb", "smi";
|
|
power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>;
|
|
};
|