threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
34 lines
1.3 KiB
Plaintext
34 lines
1.3 KiB
Plaintext
Samsung S5K6A3(YX) raw image sensor
|
|
---------------------------------
|
|
|
|
S5K6A3(YX) is a raw image sensor with MIPI CSI-2 and CCP2 image data interfaces
|
|
and CCI (I2C compatible) control bus.
|
|
|
|
Required properties:
|
|
|
|
- compatible : "samsung,s5k6a3";
|
|
- reg : I2C slave address of the sensor;
|
|
- svdda-supply : core voltage supply;
|
|
- svddio-supply : I/O voltage supply;
|
|
- afvdd-supply : AF (actuator) voltage supply;
|
|
- gpios : specifier of a GPIO connected to the RESET pin;
|
|
- clocks : should contain list of phandle and clock specifier pairs
|
|
according to common clock bindings for the clocks described
|
|
in the clock-names property;
|
|
- clock-names : should contain "extclk" entry for the sensor's EXTCLK clock;
|
|
|
|
Optional properties:
|
|
|
|
- clock-frequency : the frequency at which the "extclk" clock should be
|
|
configured to operate, in Hz; if this property is not
|
|
specified default 24 MHz value will be used.
|
|
|
|
The common video interfaces bindings (see video-interfaces.txt) should be
|
|
used to specify link to the image data receiver. The S5K6A3(YX) device
|
|
node should contain one 'port' child node with an 'endpoint' subnode.
|
|
|
|
Following properties are valid for the endpoint node:
|
|
|
|
- data-lanes : (optional) specifies MIPI CSI-2 data lanes as covered in
|
|
video-interfaces.txt. The sensor supports only one data lane.
|