threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
33 lines
969 B
Plaintext
33 lines
969 B
Plaintext
Rockchip mailbox
|
|
|
|
The Rockchip mailbox is used by the Rockchip CPU cores to communicate
|
|
requests to MCU processor.
|
|
|
|
Refer to ./mailbox.txt for generic information about mailbox device-tree
|
|
bindings.
|
|
|
|
Required properties:
|
|
|
|
- compatible: should be one of the following.
|
|
- "rockchip,rk3368-mbox" for rk3368
|
|
- reg: physical base address of the controller and length of memory mapped
|
|
region.
|
|
- interrupts: The interrupt number to the cpu. The interrupt specifier format
|
|
depends on the interrupt controller.
|
|
- #mbox-cells: Common mailbox binding property to identify the number
|
|
of cells required for the mailbox specifier. Should be 1
|
|
|
|
Example:
|
|
--------
|
|
|
|
/* RK3368 */
|
|
mbox: mbox@ff6b0000 {
|
|
compatible = "rockchip,rk3368-mailbox";
|
|
reg = <0x0 0xff6b0000 0x0 0x1000>,
|
|
interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
|
|
#mbox-cells = <1>;
|
|
};
|