threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
30 lines
960 B
Plaintext
30 lines
960 B
Plaintext
* NXP PCA PCA9564/PCA9665 I2C controller
|
|
|
|
The PCA9564/PCA9665 serves as an interface between most standard
|
|
parallel-bus microcontrollers/microprocessors and the serial I2C-bus
|
|
and allows the parallel bus system to communicate bi-directionally
|
|
with the I2C-bus.
|
|
|
|
Required properties :
|
|
|
|
- reg : Offset and length of the register set for the device
|
|
- compatible : one of "nxp,pca9564" or "nxp,pca9665"
|
|
|
|
Optional properties
|
|
- interrupts : the interrupt number
|
|
- interrupt-parent : the phandle for the interrupt controller.
|
|
If an interrupt is not specified polling will be used.
|
|
- reset-gpios : gpio specifier for gpio connected to RESET_N pin. As the line
|
|
is active low, it should be marked GPIO_ACTIVE_LOW.
|
|
- clock-frequency : I2C bus frequency.
|
|
|
|
Example:
|
|
i2c0: i2c@80000 {
|
|
compatible = "nxp,pca9564";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x80000 0x4>;
|
|
reset-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
|
clock-frequency = <100000>;
|
|
};
|