threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
22 lines
870 B
Plaintext
22 lines
870 B
Plaintext
* Marvell PXA1928 Clock Controllers
|
|
|
|
The PXA1928 clock subsystem generates and supplies clock to various
|
|
controllers within the PXA1928 SoC. The PXA1928 contains 3 clock controller
|
|
blocks called APMU, MPMU, and APBC roughly corresponding to internal buses.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: should be one of the following.
|
|
- "marvell,pxa1928-apmu" - APMU controller compatible
|
|
- "marvell,pxa1928-mpmu" - MPMU controller compatible
|
|
- "marvell,pxa1928-apbc" - APBC controller compatible
|
|
- reg: physical base address of the clock controller and length of memory mapped
|
|
region.
|
|
- #clock-cells: should be 1.
|
|
- #reset-cells: should be 1.
|
|
|
|
Each clock is assigned an identifier and client nodes use the clock controller
|
|
phandle and this identifier to specify the clock which they consume.
|
|
|
|
All these identifiers can be found in <dt-bindings/clock/marvell,pxa1928.h>.
|