threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
27 lines
651 B
Plaintext
27 lines
651 B
Plaintext
Fujitsu CRG11 clock driver bindings
|
|
-----------------------------------
|
|
|
|
Required properties :
|
|
- compatible : Shall contain "fujitsu,mb86s70-crg11"
|
|
- #clock-cells : Shall be 3 {cntrlr domain port}
|
|
|
|
The consumer specifies the desired clock pointing to its phandle.
|
|
|
|
Example:
|
|
|
|
clock: crg11 {
|
|
compatible = "fujitsu,mb86s70-crg11";
|
|
#clock-cells = <3>;
|
|
};
|
|
|
|
mhu: mhu0@2b1f0000 {
|
|
#mbox-cells = <1>;
|
|
compatible = "arm,mhu";
|
|
reg = <0 0x2B1F0000 0x1000>;
|
|
interrupts = <0 36 4>, /* LP Non-Sec */
|
|
<0 35 4>, /* HP Non-Sec */
|
|
<0 37 4>; /* Secure */
|
|
clocks = <&clock 0 2 1>; /* Cntrlr:0 Domain:2 Port:1 */
|
|
clock-names = "clk";
|
|
};
|