threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
29 lines
844 B
Plaintext
29 lines
844 B
Plaintext
PLL divider based Dove clocks
|
|
|
|
Marvell Dove has a 2GHz PLL, which feeds into a set of dividers to provide
|
|
high speed clocks for a number of peripherals. These dividers are part of
|
|
the PMU, and thus this node should be a child of the PMU node.
|
|
|
|
The following clocks are provided:
|
|
|
|
ID Clock
|
|
-------------
|
|
0 AXI bus clock
|
|
1 GPU clock
|
|
2 VMeta clock
|
|
3 LCD clock
|
|
|
|
Required properties:
|
|
- compatible : shall be "marvell,dove-divider-clock"
|
|
- reg : shall be the register address of the Core PLL and Clock Divider
|
|
Control 0 register. This will cover that register, as well as the
|
|
Core PLL and Clock Divider Control 1 register. Thus, it will have
|
|
a size of 8.
|
|
- #clock-cells : from common clock binding; shall be set to 1
|
|
|
|
divider_clk: core-clock@0064 {
|
|
compatible = "marvell,dove-divider-clock";
|
|
reg = <0x0064 0x8>;
|
|
#clock-cells = <1>;
|
|
};
|