threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
36 lines
950 B
C
36 lines
950 B
C
/*
|
|
* s3c24xx-i2s.c -- ALSA Soc Audio Layer
|
|
*
|
|
* Copyright 2005 Wolfson Microelectronics PLC.
|
|
* Author: Graeme Gregory
|
|
* graeme.gregory@wolfsonmicro.com or linux@wolfsonmicro.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* Revision history
|
|
* 10th Nov 2006 Initial version.
|
|
*/
|
|
|
|
#ifndef S3C24XXI2S_H_
|
|
#define S3C24XXI2S_H_
|
|
|
|
/* clock sources */
|
|
#define S3C24XX_CLKSRC_PCLK 0
|
|
#define S3C24XX_CLKSRC_MPLL 1
|
|
|
|
/* Clock dividers */
|
|
#define S3C24XX_DIV_MCLK 0
|
|
#define S3C24XX_DIV_BCLK 1
|
|
#define S3C24XX_DIV_PRESCALER 2
|
|
|
|
/* prescaler */
|
|
#define S3C24XX_PRESCALE(a,b) \
|
|
(((a - 1) << S3C2410_IISPSR_INTSHIFT) | ((b - 1) << S3C2410_IISPSR_EXTSHFIT))
|
|
|
|
u32 s3c24xx_i2s_get_clockrate(void);
|
|
|
|
#endif /*S3C24XXI2S_H_*/
|