threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
24 lines
932 B
C
24 lines
932 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Miscellaneous definitions for VIA chipsets
|
|
Currently used only by drivers/parport/parport_pc.c */
|
|
|
|
/* Values for SuperIO function select configuration register */
|
|
#define VIA_FUNCTION_PARPORT_SPP 0x00
|
|
#define VIA_FUNCTION_PARPORT_ECP 0x01
|
|
#define VIA_FUNCTION_PARPORT_EPP 0x02
|
|
#define VIA_FUNCTION_PARPORT_DISABLE 0x03
|
|
#define VIA_FUNCTION_PROBE 0xFF /* Special magic value to be used in code, not to be written into chip */
|
|
|
|
/* Bits for parallel port mode configuration register */
|
|
#define VIA_PARPORT_ECPEPP 0X20
|
|
#define VIA_PARPORT_BIDIR 0x80
|
|
|
|
/* VIA configuration registers */
|
|
#define VIA_CONFIG_INDEX 0x3F0
|
|
#define VIA_CONFIG_DATA 0x3F1
|
|
|
|
/* Mask for parallel port IRQ bits (in ISA PnP IRQ routing register 1) */
|
|
#define VIA_IRQCONTROL_PARALLEL 0xF0
|
|
/* Mask for parallel port DMA bits (in ISA PnP DMA routing register) */
|
|
#define VIA_DMACONTROL_PARALLEL 0x0C
|