threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
29 lines
1.1 KiB
C
29 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
#ifndef __MACH_SPI_H_
|
|
#define __MACH_SPI_H_
|
|
|
|
/*
|
|
* struct spi_imx_master - device.platform_data for SPI controller devices.
|
|
* @chipselect: Array of chipselects for this master. Numbers >= 0 mean gpio
|
|
* pins, numbers < 0 mean internal CSPI chipselects according
|
|
* to MXC_SPI_CS(). Normally you want to use gpio based chip
|
|
* selects as the CSPI module tries to be intelligent about
|
|
* when to assert the chipselect: The CSPI module deasserts the
|
|
* chipselect once it runs out of input data. The other problem
|
|
* is that it is not possible to mix between high active and low
|
|
* active chipselects on one single bus using the internal
|
|
* chipselects. Unfortunately Freescale decided to put some
|
|
* chipselects on dedicated pins which are not usable as gpios,
|
|
* so we have to support the internal chipselects.
|
|
* @num_chipselect: ARRAY_SIZE(chipselect)
|
|
*/
|
|
struct spi_imx_master {
|
|
int *chipselect;
|
|
int num_chipselect;
|
|
};
|
|
|
|
#define MXC_SPI_CS(no) ((no) - 32)
|
|
|
|
#endif /* __MACH_SPI_H_*/
|