threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
65 lines
2.4 KiB
C
65 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author: Flora Fu, MediaTek
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8135
|
|
#define _DT_BINDINGS_RESET_CONTROLLER_MT8135
|
|
|
|
/* INFRACFG resets */
|
|
#define MT8135_INFRA_EMI_REG_RST 0
|
|
#define MT8135_INFRA_DRAMC0_A0_RST 1
|
|
#define MT8135_INFRA_CCIF0_RST 2
|
|
#define MT8135_INFRA_APCIRQ_EINT_RST 3
|
|
#define MT8135_INFRA_APXGPT_RST 4
|
|
#define MT8135_INFRA_SCPSYS_RST 5
|
|
#define MT8135_INFRA_CCIF1_RST 6
|
|
#define MT8135_INFRA_PMIC_WRAP_RST 7
|
|
#define MT8135_INFRA_KP_RST 8
|
|
#define MT8135_INFRA_EMI_RST 32
|
|
#define MT8135_INFRA_DRAMC0_RST 34
|
|
#define MT8135_INFRA_SMI_RST 35
|
|
#define MT8135_INFRA_M4U_RST 36
|
|
|
|
/* PERICFG resets */
|
|
#define MT8135_PERI_UART0_SW_RST 0
|
|
#define MT8135_PERI_UART1_SW_RST 1
|
|
#define MT8135_PERI_UART2_SW_RST 2
|
|
#define MT8135_PERI_UART3_SW_RST 3
|
|
#define MT8135_PERI_IRDA_SW_RST 4
|
|
#define MT8135_PERI_PTP_SW_RST 5
|
|
#define MT8135_PERI_AP_HIF_SW_RST 6
|
|
#define MT8135_PERI_GPCU_SW_RST 7
|
|
#define MT8135_PERI_MD_HIF_SW_RST 8
|
|
#define MT8135_PERI_NLI_SW_RST 9
|
|
#define MT8135_PERI_AUXADC_SW_RST 10
|
|
#define MT8135_PERI_DMA_SW_RST 11
|
|
#define MT8135_PERI_NFI_SW_RST 14
|
|
#define MT8135_PERI_PWM_SW_RST 15
|
|
#define MT8135_PERI_THERM_SW_RST 16
|
|
#define MT8135_PERI_MSDC0_SW_RST 17
|
|
#define MT8135_PERI_MSDC1_SW_RST 18
|
|
#define MT8135_PERI_MSDC2_SW_RST 19
|
|
#define MT8135_PERI_MSDC3_SW_RST 20
|
|
#define MT8135_PERI_I2C0_SW_RST 22
|
|
#define MT8135_PERI_I2C1_SW_RST 23
|
|
#define MT8135_PERI_I2C2_SW_RST 24
|
|
#define MT8135_PERI_I2C3_SW_RST 25
|
|
#define MT8135_PERI_I2C4_SW_RST 26
|
|
#define MT8135_PERI_I2C5_SW_RST 27
|
|
#define MT8135_PERI_I2C6_SW_RST 28
|
|
#define MT8135_PERI_USB_SW_RST 29
|
|
#define MT8135_PERI_SPI1_SW_RST 33
|
|
#define MT8135_PERI_PWRAP_BRIDGE_SW_RST 34
|
|
|
|
#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8135 */
|