threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
40 lines
1.4 KiB
C
40 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2015-2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H
|
|
#define _DT_BINDINGS_POWER_TEGRA186_POWERGATE_H
|
|
|
|
#define TEGRA186_POWER_DOMAIN_AUD 0
|
|
#define TEGRA186_POWER_DOMAIN_DFD 1
|
|
#define TEGRA186_POWER_DOMAIN_DISP 2
|
|
#define TEGRA186_POWER_DOMAIN_DISPB 3
|
|
#define TEGRA186_POWER_DOMAIN_DISPC 4
|
|
#define TEGRA186_POWER_DOMAIN_ISPA 5
|
|
#define TEGRA186_POWER_DOMAIN_NVDEC 6
|
|
#define TEGRA186_POWER_DOMAIN_NVJPG 7
|
|
#define TEGRA186_POWER_DOMAIN_MPE 8
|
|
#define TEGRA186_POWER_DOMAIN_PCX 9
|
|
#define TEGRA186_POWER_DOMAIN_SAX 10
|
|
#define TEGRA186_POWER_DOMAIN_VE 11
|
|
#define TEGRA186_POWER_DOMAIN_VIC 12
|
|
#define TEGRA186_POWER_DOMAIN_XUSBA 13
|
|
#define TEGRA186_POWER_DOMAIN_XUSBB 14
|
|
#define TEGRA186_POWER_DOMAIN_XUSBC 15
|
|
#define TEGRA186_POWER_DOMAIN_GPU 43
|
|
#define TEGRA186_POWER_DOMAIN_MAX 44
|
|
|
|
#endif
|