threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
57 lines
1.4 KiB
C
57 lines
1.4 KiB
C
/*
|
|
* Copyright (c) 2014 MundoReader S.L.
|
|
* Author: Heiko Stuebner <heiko@sntech.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
|
|
#define _DT_BINDINGS_CLK_ROCKCHIP_RK3188_H
|
|
|
|
#include <dt-bindings/clock/rk3188-cru-common.h>
|
|
|
|
/* soft-reset indices */
|
|
#define SRST_PTM_CORE2 0
|
|
#define SRST_PTM_CORE3 1
|
|
#define SRST_CORE2 5
|
|
#define SRST_CORE3 6
|
|
#define SRST_CORE2_DBG 10
|
|
#define SRST_CORE3_DBG 11
|
|
|
|
#define SRST_TIMER2 16
|
|
#define SRST_TIMER4 23
|
|
#define SRST_I2S0 24
|
|
#define SRST_TIMER5 25
|
|
#define SRST_TIMER3 29
|
|
#define SRST_TIMER6 31
|
|
|
|
#define SRST_PTM3 36
|
|
#define SRST_PTM3_ATB 37
|
|
|
|
#define SRST_GPS 67
|
|
#define SRST_HSICPHY 75
|
|
#define SRST_TIMER 78
|
|
|
|
#define SRST_PTM2 92
|
|
#define SRST_CORE2_WDT 94
|
|
#define SRST_CORE3_WDT 95
|
|
|
|
#define SRST_PTM2_ATB 111
|
|
|
|
#define SRST_HSIC 117
|
|
#define SRST_CTI2 118
|
|
#define SRST_CTI2_APB 119
|
|
#define SRST_GPU_BRIDGE 121
|
|
#define SRST_CTI3 123
|
|
#define SRST_CTI3_APB 124
|
|
|
|
#endif
|