threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
134 lines
4.5 KiB
C
134 lines
4.5 KiB
C
/*
|
|
* Copyright (C) 2015 MediaTek Inc.
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __MTK_GPU_UTILITY_H__
|
|
#define __MTK_GPU_UTILITY_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define MTK_GPU_DVFS_TYPE_LIST {\
|
|
MTK_GPU_DVFS_TYPE_ITEM(NONE) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(SMARTBOOST) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(VSYNCBASED) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(FALLBACK) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(TIMERBASED) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(FASTDVFS) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(TOUCHBOOST) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(THERMAL) \
|
|
MTK_GPU_DVFS_TYPE_ITEM(CUSTOMIZATION)}
|
|
|
|
typedef enum MTK_GPU_DVFS_TYPE_TAG
|
|
#define MTK_GPU_DVFS_TYPE_ITEM(type) MTK_GPU_DVFS_TYPE_##type,
|
|
MTK_GPU_DVFS_TYPE_LIST
|
|
#undef MTK_GPU_DVFS_TYPE_ITEM
|
|
MTK_GPU_DVFS_TYPE;
|
|
|
|
#define GT_MAKE_BIT(start_bit, index) ((index##u) << (start_bit))
|
|
enum GPU_TUNER_FEATURE {
|
|
MTK_GPU_TUNER_ANISOTROPIC_DISABLE = GT_MAKE_BIT(0, 1),
|
|
MTK_GPU_TUNER_TRILINEAR_DISABLE = GT_MAKE_BIT(1, 1),
|
|
};
|
|
|
|
#ifdef __cplusplus
|
|
extern "C"
|
|
{
|
|
#endif
|
|
|
|
/* returning false indicated no implement */
|
|
|
|
/* unit: x bytes */
|
|
bool mtk_get_gpu_memory_usage(unsigned int *pMemUsage);
|
|
bool mtk_get_gpu_page_cache(unsigned int *pPageCache);
|
|
|
|
/* unit: 0~100 % */
|
|
bool mtk_get_gpu_loading(unsigned int *pLoading);
|
|
bool mtk_get_gpu_loading2(unsigned int *pLoading, int reset);
|
|
bool mtk_get_gpu_block(unsigned int *pBlock);
|
|
bool mtk_get_gpu_idle(unsigned int *pIlde);
|
|
bool mtk_get_gpu_freq(unsigned int *pFreq);
|
|
|
|
bool mtk_get_gpu_GP_loading(unsigned int *pLoading);
|
|
bool mtk_get_gpu_PP_loading(unsigned int *pLoading);
|
|
bool mtk_get_gpu_power_loading(unsigned int *pLoading);
|
|
|
|
bool mtk_enable_gpu_dvfs_timer(bool bEnable);
|
|
bool mtk_boost_gpu_freq(void);
|
|
bool mtk_set_bottom_gpu_freq(unsigned int ui32FreqLevel);
|
|
|
|
/* ui32FreqLevel: 0=>lowest freq, count-1=>highest freq */
|
|
bool mtk_custom_get_gpu_freq_level_count(unsigned int *pui32FreqLevelCount);
|
|
bool mtk_custom_boost_gpu_freq(unsigned int ui32FreqLevel);
|
|
bool mtk_custom_upbound_gpu_freq(unsigned int ui32FreqLevel);
|
|
bool mtk_get_custom_boost_gpu_freq(unsigned int *pui32FreqLevel);
|
|
bool mtk_get_custom_upbound_gpu_freq(unsigned int *pui32FreqLevel);
|
|
|
|
bool mtk_dump_gpu_memory_usage(void);
|
|
|
|
bool mtk_get_gpu_dvfs_from(MTK_GPU_DVFS_TYPE *peType, unsigned long *pulFreq);
|
|
bool mtk_get_3D_fences_count(int *pi32Count);
|
|
bool mtk_get_vsync_based_target_freq(unsigned long *pulFreq);
|
|
bool mtk_get_gpu_sub_loading(unsigned int *pLoading);
|
|
bool mtk_get_gpu_bottom_freq(unsigned long *pulFreq);
|
|
bool mtk_get_gpu_custom_boost_freq(unsigned long *pulFreq);
|
|
bool mtk_get_gpu_custom_upbound_freq(unsigned long *pulFreq);
|
|
bool mtk_get_vsync_offset_event_status(unsigned int *pui32EventStatus);
|
|
bool mtk_get_vsync_offset_debug_status(unsigned int *pui32DebugStatus);
|
|
bool mtk_dvfs_margin_value(int i32MarginValue);
|
|
bool mtk_get_dvfs_margin_value(int *pi32MarginValue);
|
|
bool mtk_loading_base_dvfs_step(int i32StepValue);
|
|
bool mtk_get_loading_base_dvfs_step(int *pi32StepValue);
|
|
bool mtk_timer_base_dvfs_margin(int i32MarginValue);
|
|
bool mtk_get_timer_base_dvfs_margin(int *pi32MaginValue);
|
|
bool mtk_dvfs_loading_mode(int i32LoadingMode);
|
|
bool mtk_get_dvfs_loading_mode(unsigned int *pui32LoadingMode);
|
|
|
|
/* CAP */
|
|
bool mtk_get_gpu_dvfs_cal_freq(unsigned long *pulGpu_tar_freq);
|
|
|
|
/* MET */
|
|
bool mtk_enable_gpu_perf_monitor(bool enable);
|
|
|
|
/* GPU PMU should be implemented by GPU IP-dep code */
|
|
typedef struct {
|
|
int id;
|
|
const char *name;
|
|
unsigned int value;
|
|
int overflow;
|
|
} GPU_PMU;
|
|
bool mtk_get_gpu_pmu_init(GPU_PMU *pmus, int pmu_size, int *ret_size);
|
|
bool mtk_get_gpu_pmu_swapnreset(GPU_PMU *pmus, int pmu_size);
|
|
bool mtk_get_gpu_pmu_deinit(void);
|
|
bool mtk_get_gpu_pmu_swapnreset_stop(void);
|
|
|
|
typedef void (*gpu_power_change_notify_fp)(int power_on);
|
|
|
|
bool mtk_register_gpu_power_change(const char *name,
|
|
gpu_power_change_notify_fp callback);
|
|
bool mtk_unregister_gpu_power_change(const char *name);
|
|
|
|
/* GPU POWER NOTIFY should be called by GPU only */
|
|
void mtk_notify_gpu_power_change(int power_on);
|
|
|
|
/* Quality Tuner */
|
|
bool mtk_gpu_tuner_hint_set(char *packagename,
|
|
enum GPU_TUNER_FEATURE eFeature);
|
|
bool mtk_gpu_tuner_hint_restore(char *packagename,
|
|
enum GPU_TUNER_FEATURE eFeature);
|
|
bool mtk_gpu_tuner_get_stauts_by_packagename(char *packagename, int *feature);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|