threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
60 lines
1.9 KiB
C
60 lines
1.9 KiB
C
/*
|
|
* Copyright (C) 2019 MediaTek Inc.
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __MTK_DBGTOP_H__
|
|
#define __MTK_DBGTOP_H__
|
|
|
|
#define MTK_DBGTOP_TEST 0
|
|
#define DBGTOP_MAX_CMD_LEN 4
|
|
|
|
#define MTK_DBGTOP_MODE (DBGTOP_BASE+0x0000)
|
|
#define MTK_DBGTOP_DEBUG_CTL (DBGTOP_BASE+0x0030)
|
|
#define MTK_DBGTOP_DEBUG_CTL2 (DBGTOP_BASE+0x0034)
|
|
#define MTK_DBGTOP_LATCH_CTL (DBGTOP_BASE+0x0040)
|
|
#define MTK_DBGTOP_LATCH_CTL2 (DBGTOP_BASE+0x0044)
|
|
#define MTK_DBGTOP_MFG_REG (DBGTOP_BASE+0x0060)
|
|
|
|
/* DBGTOP_MODE */
|
|
#define MTK_DBGTOP_MODE_KEY (0x22000000)
|
|
#define MTK_DBGTOP_MODE_DDR_RESERVE (0x00000001)
|
|
|
|
/* DBGTOP_DEBUG_CTL */
|
|
#define MTK_DBGTOP_DEBUG_CTL_KEY (0x59000000)
|
|
#define MTK_DBGTOP_DVFSRC_PAUSE_PULSE (0x00080000)
|
|
#define MTK_DBGTOP_DVFSRC_SUCECESS_ACK (0x00800000)
|
|
|
|
/* DBGTOP_DEBUG_CTL2 */
|
|
#define MTK_DBGTOP_DEBUG_CTL2_KEY (0x55000000)
|
|
#define MTK_DBGTOP_DVFSRC_EN (0x00000200)
|
|
|
|
/* DBGTOP_LATCH_CTL */
|
|
#define MTK_DBGTOP_LATCH_CTL_KEY (0x95000000)
|
|
#define MTK_DBGTOP_DVFSRC_LATCH_EN (0x00002000)
|
|
|
|
/* DBGTOP_LATCH_CTL2 */
|
|
#define MTK_DBGTOP_LATCH_CTL2_KEY (0x95000000)
|
|
#define MTK_DBGTOP_DFD_EN (0x00020000)
|
|
#define MTK_DBGTOP_DFD_THERM1_DIS (0x00040000)
|
|
#define MTK_DBGTOP_DFD_THERM2_DIS (0x00080000)
|
|
|
|
#define MTK_DBGTOP_DFD_TIMEOUT_SHIFT (0)
|
|
#define MTK_DBGTOP_DFD_TIMEOUT_MASK \
|
|
(0x1FFFF << MTK_DBGTOP_DFD_TIMEOUT_SHIFT)
|
|
|
|
/* DBGTOP_MFG_REG */
|
|
#define MTK_DBGTOP_MFG_REG_KEY (0x77000000)
|
|
#define MTK_DBGTOP_MFG_PWR_ON (0x00000001)
|
|
#define MTK_DBGTOP_MFG_PWR_EN (0x00000002)
|
|
|
|
#endif
|