threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
66 lines
1.6 KiB
C
66 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2019 MediaTek Inc.
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _POWER_CLOCK_API_H_
|
|
#define _POWER_CLOCK_API_H_
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include "apu_log.h"
|
|
|
|
#if 1
|
|
extern unsigned int mt_get_ckgen_freq(unsigned int ID);
|
|
extern unsigned int mt_get_abist_freq(unsigned int ID);
|
|
#else
|
|
static inline unsigned int mt_get_ckgen_freq(unsigned int ID) { return 0; }
|
|
static inline unsigned int mt_get_abist_freq(unsigned int ID) { return 0; }
|
|
#endif
|
|
|
|
/**********************************************
|
|
* macro for clock management operation
|
|
**********************************************/
|
|
|
|
#define PREPARE_CLK(clk) \
|
|
{ \
|
|
clk = devm_clk_get(dev, #clk); \
|
|
if (IS_ERR(clk)) { \
|
|
ret = PTR_ERR(clk); \
|
|
LOG_ERR("can not find clk: %s ret %d\n", #clk, ret); \
|
|
return ret; \
|
|
} \
|
|
}
|
|
|
|
#define UNPREPARE_CLK(clk) \
|
|
{ \
|
|
if (clk != NULL) \
|
|
clk = NULL; \
|
|
}
|
|
|
|
|
|
#define ENABLE_CLK(clk) \
|
|
{ \
|
|
ret = clk_prepare_enable(clk); \
|
|
if (ret) { \
|
|
LOG_ERR("fail to prepare & enable clk:%s\n", #clk); \
|
|
apu_aee_warn("APUPWR_CLK_EN_FAIL", "clk:%s\n", #clk); \
|
|
} \
|
|
ret_all |= ret; \
|
|
}
|
|
|
|
#define DISABLE_CLK(clk) \
|
|
{ \
|
|
clk_disable_unprepare(clk); \
|
|
}
|
|
|
|
#endif // _POWER_CLOCK_API_H_
|