threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
90 lines
2.2 KiB
C
90 lines
2.2 KiB
C
/*
|
|
* Copyright (C) 2019 MediaTek Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
* See http://www.gnu.org/licenses/gpl-2.0.html for more details.
|
|
*/
|
|
|
|
#ifndef __HELIO_DVFSRC_V6781_H
|
|
#define __HELIO_DVFSRC_V6781_H
|
|
|
|
#include <mach/upmu_hw.h>
|
|
|
|
#if defined(CONFIG_MTK_DVFSRC_MT6781_PRETEST)
|
|
#define PMIC_VCORE_ADDR PMIC_RG_BUCK_VCORE_VOSEL
|
|
#define VCORE_BASE_UV 400000
|
|
#define VCORE_STEP_UV 6250
|
|
#else
|
|
#define PMIC_VCORE_ADDR PMIC_RG_BUCK_VCORE_VOSEL
|
|
#define VCORE_BASE_UV 500000
|
|
#define VCORE_STEP_UV 6250
|
|
#endif
|
|
|
|
#define PMIC_VSRAM_OTHERS_ADDR PMIC_RG_LDO_VSRAM_OTHERS_VOSEL
|
|
#define VSRAM_BASE_UV 500000
|
|
#define VSRAM_STEP_UV 6250
|
|
|
|
/* PMIC */
|
|
#define __vcore_pmic_to_uv(pmic) \
|
|
(((pmic) * VCORE_STEP_UV) + VCORE_BASE_UV)
|
|
|
|
#define __vcore_uv_to_pmic(uv) /* pmic >= uv */ \
|
|
((((uv) - VCORE_BASE_UV) + (VCORE_STEP_UV - 1)) / VCORE_STEP_UV)
|
|
|
|
/* VSRAM_OTHERS */
|
|
#define vsram_pmic_to_uv(pmic) \
|
|
(((pmic) * VSRAM_STEP_UV) + VSRAM_BASE_UV)
|
|
|
|
#define vsram_uv_to_pmic(uv) /* pmic >= uv */ \
|
|
((((uv) - VSRAM_BASE_UV) + (VSRAM_STEP_UV - 1)) / VSRAM_STEP_UV)
|
|
|
|
|
|
enum met_src_index {
|
|
SRC_MD2SPM_IDX = 0,
|
|
DDR_OPP_IDX,
|
|
DDR_SW_REQ1_SPM_IDX,
|
|
DDR_SW_REQ2_CM_IDX,
|
|
DDR_SW_REQ3_PMQOS_IDX,
|
|
#if defined(CONFIG_MTK_DVFSRC_MT6781_PRETEST)
|
|
DDR_SW_REQ4_MD_IDX,
|
|
DDR_SW_REQ8_MCUSYS_IDX,
|
|
#endif
|
|
DDR_QOS_BW_IDX,
|
|
DDR_EMI_TOTAL_IDX,
|
|
DDR_HRT_BW_IDX,
|
|
DDR_HIFI_IDX,
|
|
DDR_HIFI_LATENCY_IDX,
|
|
DDR_MD_LATENCY_IDX,
|
|
DDR_MD_DDR_IDX,
|
|
DDR_MD_SRCLK_IDX,
|
|
VCORE_OPP_IDX,
|
|
VCORE_SW_REQ3_PMQOS_IDX,
|
|
VCORE_SCP_IDX,
|
|
VCORE_HIFI_IDX,
|
|
SRC_SCP_REQ_IDX,
|
|
SRC_PMQOS_TATOL_IDX,
|
|
SRC_PMQOS_BW0_IDX,
|
|
SRC_PMQOS_BW1_IDX,
|
|
SRC_PMQOS_BW2_IDX,
|
|
SRC_PMQOS_BW3_IDX,
|
|
SRC_PMQOS_BW4_IDX,
|
|
SRC_TOTAL_EMI_BW_IDX,
|
|
SRC_HRT_MD_BW_IDX,
|
|
SRC_HRT_DISP_BW_IDX,
|
|
SRC_HRT_ISP_BW_IDX,
|
|
SRC_MD_SCENARIO_IDX,
|
|
SRC_HIFI_SCENARIO_IDX,
|
|
SRC_MD_EMI_LATENCY_IDX,
|
|
SRC_MAX
|
|
};
|
|
extern u32 dvfsrc_ct_mode(void);
|
|
extern u32 dvfsrc_vcore_mode(void);
|
|
#endif /* __HELIO_DVFSRC_V6781_H */
|
|
|