threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
93 lines
1.9 KiB
C
93 lines
1.9 KiB
C
/*
|
|
* Copyright (C) 2018 MediaTek Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
* See http://www.gnu.org/licenses/gpl-2.0.html for more details.
|
|
*/
|
|
|
|
#ifndef __HELIO_DVFSRC_IPI_H
|
|
#define __HELIO_DVFSRC_IPI_H
|
|
|
|
#ifdef CONFIG_MTK_TINYSYS_SSPM_SUPPORT
|
|
|
|
#include <v1/sspm_ipi.h>
|
|
#include <sspm_ipi_pin.h>
|
|
|
|
enum {
|
|
QOS_IPI_QOS_ENABLE = 0,
|
|
QOS_IPI_OPP_TABLE,
|
|
QOS_IPI_VCORE_OPP,
|
|
QOS_IPI_DDR_OPP,
|
|
QOS_IPI_ERROR_HANDLER,
|
|
QOS_IPI_SWPM_INIT,
|
|
QOS_IPI_UPOWER_DATA_TRANSFER,
|
|
QOS_IPI_UPOWER_DUMP_TABLE,
|
|
QOS_IPI_GET_GPU_BW,
|
|
QOS_IPI_SWPM_ENABLE,
|
|
QOS_IPI_SWPM_SET_UPDATE_CNT,
|
|
|
|
NR_QOS_IPI,
|
|
};
|
|
|
|
|
|
struct qos_ipi_data {
|
|
unsigned int cmd;
|
|
union {
|
|
struct {
|
|
unsigned int dvfsrc_en;
|
|
} qos_init;
|
|
struct {
|
|
unsigned int vcore_dvfs_opp;
|
|
unsigned int vcore_uv;
|
|
unsigned int ddr_khz;
|
|
} opp_table;
|
|
struct {
|
|
unsigned int vcore_dvfs_opp;
|
|
unsigned int vcore_opp;
|
|
} vcore_opp;
|
|
struct {
|
|
unsigned int vcore_dvfs_opp;
|
|
unsigned int ddr_opp;
|
|
} ddr_opp;
|
|
struct {
|
|
unsigned int master_type;
|
|
unsigned int emi_data;
|
|
unsigned int predict_data;
|
|
} error_handler;
|
|
struct {
|
|
unsigned int dram_addr;
|
|
unsigned int dram_size;
|
|
unsigned int dram_ch_num;
|
|
} swpm_init;
|
|
struct {
|
|
unsigned int type;
|
|
unsigned int enable;
|
|
} swpm_enable;
|
|
struct {
|
|
unsigned int type;
|
|
unsigned int cnt;
|
|
} swpm_set_update_cnt;
|
|
struct {
|
|
unsigned int arg[3];
|
|
} upower_data;
|
|
} u;
|
|
};
|
|
|
|
static int qos_ipi_to_sspm_command(void *buffer, int slot)
|
|
{
|
|
int ack_data;
|
|
|
|
return sspm_ipi_send_sync(IPI_ID_QOS, IPI_OPT_POLLING,
|
|
buffer, slot, &ack_data, 1);
|
|
}
|
|
#endif
|
|
|
|
#endif
|
|
|