threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
53 lines
1.4 KiB
C
53 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef _ASM_SCORE_SCOREREGS_H
|
|
#define _ASM_SCORE_SCOREREGS_H
|
|
|
|
#include <linux/linkage.h>
|
|
|
|
/* TIMER register */
|
|
#define TIME0BASE 0x96080000
|
|
#define P_TIMER0_CTRL (TIME0BASE + 0x00)
|
|
#define P_TIMER0_CPP_CTRL (TIME0BASE + 0x04)
|
|
#define P_TIMER0_PRELOAD (TIME0BASE + 0x08)
|
|
#define P_TIMER0_CPP_REG (TIME0BASE + 0x0C)
|
|
#define P_TIMER0_UPCNT (TIME0BASE + 0x10)
|
|
|
|
/* Timer Controller Register */
|
|
/* bit 0 Timer enable */
|
|
#define TMR_DISABLE 0x0000
|
|
#define TMR_ENABLE 0x0001
|
|
|
|
/* bit 1 Interrupt enable */
|
|
#define TMR_IE_DISABLE 0x0000
|
|
#define TMR_IE_ENABLE 0x0002
|
|
|
|
/* bit 2 Output enable */
|
|
#define TMR_OE_DISABLE 0x0004
|
|
#define TMR_OE_ENABLE 0x0000
|
|
|
|
/* bit4 Up/Down counting selection */
|
|
#define TMR_UD_DOWN 0x0000
|
|
#define TMR_UD_UP 0x0010
|
|
|
|
/* bit5 Up/Down counting control selection */
|
|
#define TMR_UDS_UD 0x0000
|
|
#define TMR_UDS_EXTUD 0x0020
|
|
|
|
/* bit6 Time output mode */
|
|
#define TMR_OM_TOGGLE 0x0000
|
|
#define TMR_OM_PILSE 0x0040
|
|
|
|
/* bit 8..9 External input active edge selection */
|
|
#define TMR_ES_PE 0x0000
|
|
#define TMR_ES_NE 0x0100
|
|
#define TMR_ES_BOTH 0x0200
|
|
|
|
/* bit 10..11 Operating mode */
|
|
#define TMR_M_FREE 0x0000 /* free running timer mode */
|
|
#define TMR_M_PERIODIC 0x0400 /* periodic timer mode */
|
|
#define TMR_M_FC 0x0800 /* free running counter mode */
|
|
#define TMR_M_PC 0x0c00 /* periodic counter mode */
|
|
|
|
#define SYSTEM_CLOCK (27*1000000/4) /* 27 MHz */
|
|
#endif /* _ASM_SCORE_SCOREREGS_H */
|