threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
60 lines
1.8 KiB
C
60 lines
1.8 KiB
C
/*
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (c) 2001-2008 Silicon Graphics, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _ASM_IA64_SN_MSPEC_H
|
|
#define _ASM_IA64_SN_MSPEC_H
|
|
|
|
#define FETCHOP_VAR_SIZE 64 /* 64 byte per fetchop variable */
|
|
|
|
#define FETCHOP_LOAD 0
|
|
#define FETCHOP_INCREMENT 8
|
|
#define FETCHOP_DECREMENT 16
|
|
#define FETCHOP_CLEAR 24
|
|
|
|
#define FETCHOP_STORE 0
|
|
#define FETCHOP_AND 24
|
|
#define FETCHOP_OR 32
|
|
|
|
#define FETCHOP_CLEAR_CACHE 56
|
|
|
|
#define FETCHOP_LOAD_OP(addr, op) ( \
|
|
*(volatile long *)((char*) (addr) + (op)))
|
|
|
|
#define FETCHOP_STORE_OP(addr, op, x) ( \
|
|
*(volatile long *)((char*) (addr) + (op)) = (long) (x))
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
/*
|
|
* Each Atomic Memory Operation (amo, formerly known as fetchop)
|
|
* variable is 64 bytes long. The first 8 bytes are used. The
|
|
* remaining 56 bytes are unaddressable due to the operation taking
|
|
* that portion of the address.
|
|
*
|
|
* NOTE: The amo structure _MUST_ be placed in either the first or second
|
|
* half of the cache line. The cache line _MUST NOT_ be used for anything
|
|
* other than additional amo entries. This is because there are two
|
|
* addresses which reference the same physical cache line. One will
|
|
* be a cached entry with the memory type bits all set. This address
|
|
* may be loaded into processor cache. The amo will be referenced
|
|
* uncached via the memory special memory type. If any portion of the
|
|
* cached cache-line is modified, when that line is flushed, it will
|
|
* overwrite the uncached value in physical memory and lead to
|
|
* inconsistency.
|
|
*/
|
|
struct amo {
|
|
u64 variable;
|
|
u64 unused[7];
|
|
};
|
|
|
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
#endif /* _ASM_IA64_SN_MSPEC_H */
|