threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
26 lines
748 B
C
26 lines
748 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright 2008 Openmoko, Inc.
|
|
* Copyright 2008 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* S3C64XX - GPIO memory port register definitions
|
|
*/
|
|
|
|
#ifndef __MACH_S3C64XX_REGS_GPIO_MEMPORT_H
|
|
#define __MACH_S3C64XX_REGS_GPIO_MEMPORT_H __FILE__
|
|
|
|
#define S3C64XX_MEM0CONSTOP S3C64XX_GPIOREG(0x1B0)
|
|
#define S3C64XX_MEM1CONSTOP S3C64XX_GPIOREG(0x1B4)
|
|
|
|
#define S3C64XX_MEM0CONSLP0 S3C64XX_GPIOREG(0x1C0)
|
|
#define S3C64XX_MEM0CONSLP1 S3C64XX_GPIOREG(0x1C4)
|
|
#define S3C64XX_MEM1CONSLP S3C64XX_GPIOREG(0x1C8)
|
|
|
|
#define S3C64XX_MEM0DRVCON S3C64XX_GPIOREG(0x1D0)
|
|
#define S3C64XX_MEM1DRVCON S3C64XX_GPIOREG(0x1D4)
|
|
|
|
#endif /* __MACH_S3C64XX_REGS_GPIO_MEMPORT_H */
|
|
|