threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
27 lines
716 B
C
27 lines
716 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef ASMARM_SPARSEMEM_H
|
|
#define ASMARM_SPARSEMEM_H
|
|
|
|
#include <asm/memory.h>
|
|
|
|
/*
|
|
* Two definitions are required for sparsemem:
|
|
*
|
|
* MAX_PHYSMEM_BITS: The number of physical address bits required
|
|
* to address the last byte of memory.
|
|
*
|
|
* SECTION_SIZE_BITS: The number of physical address bits to cover
|
|
* the maximum amount of memory in a section.
|
|
*
|
|
* Eg, if you have 2 banks of up to 64MB at 0x80000000, 0x84000000,
|
|
* then MAX_PHYSMEM_BITS is 32, SECTION_SIZE_BITS is 26.
|
|
*
|
|
* These can be overridden in your mach/memory.h.
|
|
*/
|
|
#if !defined(MAX_PHYSMEM_BITS) || !defined(SECTION_SIZE_BITS)
|
|
#define MAX_PHYSMEM_BITS 36
|
|
#define SECTION_SIZE_BITS 28
|
|
#endif
|
|
|
|
#endif
|