threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
174 lines
3.0 KiB
Devicetree
174 lines
3.0 KiB
Devicetree
/*
|
|
* Device Tree file for Seagate Blackarmor NAS220
|
|
*
|
|
* Copyright (C) 2014 Evgeni Dobrev <evgeni@studio-punkt.com>
|
|
*
|
|
* Licensed under GPLv2 or later.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
#include "kirkwood.dtsi"
|
|
#include "kirkwood-6192.dtsi"
|
|
|
|
/ {
|
|
model = "Seagate Blackarmor NAS220";
|
|
compatible = "seagate,blackarmor-nas220","marvell,kirkwood-88f6192",
|
|
"marvell,kirkwood";
|
|
|
|
memory { /* 128 MB */
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x8000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200n8";
|
|
stdout-path = &uart0;
|
|
};
|
|
|
|
gpio_poweroff {
|
|
compatible = "gpio-poweroff";
|
|
gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "Reset";
|
|
linux,code = <KEY_POWER>;
|
|
gpios = <&gpio0 29 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
button {
|
|
label = "Power";
|
|
linux,code = <KEY_SLEEP>;
|
|
gpios = <&gpio0 26 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
blue-power {
|
|
label = "nas220:blue:power";
|
|
gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "default-on";
|
|
};
|
|
};
|
|
|
|
regulators {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
pinctrl-0 = <&pmx_power_sata0 &pmx_power_sata1>;
|
|
pinctrl-names = "default";
|
|
|
|
sata0_power: regulator@1 {
|
|
compatible = "regulator-fixed";
|
|
reg = <1>;
|
|
regulator-name = "SATA0 Power";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
enable-active-high;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
gpio = <&gpio0 24 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
sata1_power: regulator@2 {
|
|
compatible = "regulator-fixed";
|
|
reg = <2>;
|
|
regulator-name = "SATA1 Power";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
enable-active-high;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
gpio = <&gpio0 28 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* Serial port routed to connector CN5
|
|
*
|
|
* pin 1 - TX (CPU's TX)
|
|
* pin 4 - RX (CPU's RX)
|
|
* pin 6 - GND
|
|
*/
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
pinctrl-0 = <&pmx_button_reset &pmx_button_power>;
|
|
pinctrl-names = "default";
|
|
|
|
pmx_act_sata0: pmx-act-sata0 {
|
|
marvell,pins = "mpp15";
|
|
marvell,function = "sata0";
|
|
};
|
|
|
|
pmx_act_sata1: pmx-act-sata1 {
|
|
marvell,pins = "mpp16";
|
|
marvell,function = "sata1";
|
|
};
|
|
|
|
pmx_power_sata0: pmx-power-sata0 {
|
|
marvell,pins = "mpp24";
|
|
marvell,function = "gpio";
|
|
};
|
|
|
|
pmx_power_sata1: pmx-power-sata1 {
|
|
marvell,pins = "mpp28";
|
|
marvell,function = "gpio";
|
|
};
|
|
|
|
pmx_button_reset: pmx-button-reset {
|
|
marvell,pins = "mpp29";
|
|
marvell,function = "gpio";
|
|
};
|
|
|
|
pmx_button_power: pmx-button-power {
|
|
marvell,pins = "mpp26";
|
|
marvell,function = "gpio";
|
|
};
|
|
};
|
|
|
|
&sata {
|
|
status = "okay";
|
|
nr-ports = <2>;
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
|
|
adt7476: thermal@2e {
|
|
compatible = "adi,adt7476";
|
|
reg = <0x2e>;
|
|
};
|
|
};
|
|
|
|
&nand {
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio {
|
|
status = "okay";
|
|
|
|
ethphy0: ethernet-phy@8 {
|
|
reg = <8>;
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
status = "okay";
|
|
|
|
ethernet0-port@0 {
|
|
phy-handle = <ðphy0>;
|
|
};
|
|
};
|