threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
31 lines
922 B
Plaintext
31 lines
922 B
Plaintext
* Renesas OS Timer (OSTM)
|
|
|
|
The OSTM is a multi-channel 32-bit timer/counter with fixed clock
|
|
source that can operate in either interval count down timer or free-running
|
|
compare match mode.
|
|
|
|
Channels are independent from each other.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: must be one or more of the following:
|
|
- "renesas,r7s72100-ostm" for the r7s72100 OSTM
|
|
- "renesas,ostm" for any OSTM
|
|
This is a fallback for the above renesas,*-ostm entries
|
|
|
|
- reg: base address and length of the register block for a timer channel.
|
|
|
|
- interrupts: interrupt specifier for the timer channel.
|
|
|
|
- clocks: clock specifier for the timer channel.
|
|
|
|
Example: R7S72100 (RZ/A1H) OSTM node
|
|
|
|
ostm0: timer@fcfec000 {
|
|
compatible = "renesas,r7s72100-ostm", "renesas,ostm";
|
|
reg = <0xfcfec000 0x30>;
|
|
interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&mstp5_clks R7S72100_CLK_OSTM0>;
|
|
power-domains = <&cpg_clocks>;
|
|
};
|